blob: dd5f8940d99de1965c9c7f7bd07b1d8f7a128aeb [file] [log] [blame]
Angel Pons08d9f952020-04-03 01:22:39 +02001/* SPDX-License-Identifier: GPL-2.0-only */
Renze Nicolaia688b7c2016-11-18 23:08:13 +01002
Renze Nicolaia688b7c2016-11-18 23:08:13 +01003#include <vendorcode/amd/agesa/f15tn/AGESA.h>
4
Angel Pons66ee42d2020-05-20 23:34:54 +02005/* Include the files that instantiate the configuration definitions. */
Renze Nicolaia688b7c2016-11-18 23:08:13 +01006#include <vendorcode/amd/agesa/f15tn/Include/AdvancedApi.h>
7#include <vendorcode/amd/agesa/f15tn/Proc/CPU/cpuFamilyTranslation.h>
8#include <vendorcode/amd/agesa/f15tn/Proc/CPU/Feature/cpuFeatures.h>
9#include <vendorcode/amd/agesa/f15tn/Proc/CPU/heapManager.h>
Angel Ponsdb2e1182020-05-22 21:34:10 +020010/* AGESA nonsense: the next two headers depend on heapManager.h */
Renze Nicolaia688b7c2016-11-18 23:08:13 +010011#include <vendorcode/amd/agesa/f15tn/Proc/Common/CreateStruct.h>
12#include <vendorcode/amd/agesa/f15tn/Proc/CPU/cpuEarlyInit.h>
13/* These tables are optional and may be used to adjust memory timing settings */
14#include <vendorcode/amd/agesa/f15tn/Proc/Mem/mm.h>
15#include <vendorcode/amd/agesa/f15tn/Proc/Mem/mn.h>
16
Angel Ponsdb2e1182020-05-22 21:34:10 +020017/* Select the CPU family */
18#define INSTALL_FAMILY_15_MODEL_1x_SUPPORT TRUE
Renze Nicolaia688b7c2016-11-18 23:08:13 +010019
Angel Ponsdb2e1182020-05-22 21:34:10 +020020/* Select the CPU socket type */
21#define INSTALL_FM2_SOCKET_SUPPORT TRUE
Renze Nicolaia688b7c2016-11-18 23:08:13 +010022
Angel Ponsdb2e1182020-05-22 21:34:10 +020023//#define BLDOPT_REMOVE_UDIMMS_SUPPORT TRUE
24#define BLDOPT_REMOVE_SODIMMS_SUPPORT TRUE
25#define BLDOPT_REMOVE_RDIMMS_SUPPORT TRUE
26#define BLDOPT_REMOVE_LRDIMMS_SUPPORT TRUE
27#define BLDOPT_REMOVE_ECC_SUPPORT TRUE
28#define BLDOPT_REMOVE_SRAT FALSE
29#define BLDOPT_REMOVE_WHEA FALSE
Paul Menzeld354c082020-10-17 13:10:32 +020030#define BLDOPT_REMOVE_CRAT TRUE
Renze Nicolaia688b7c2016-11-18 23:08:13 +010031
Angel Ponsdb2e1182020-05-22 21:34:10 +020032/* Build configuration values here */
33#define BLDCFG_AMD_PLATFORM_TYPE AMD_PLATFORM_MOBILE
Renze Nicolaia688b7c2016-11-18 23:08:13 +010034
Angel Ponsdb2e1182020-05-22 21:34:10 +020035#define BLDCFG_MEMORY_RDIMM_CAPABLE FALSE
36#define BLDCFG_MEMORY_UDIMM_CAPABLE TRUE
37#define BLDCFG_MEMORY_SODIMM_CAPABLE FALSE
38#define BLDCFG_MEMORY_CHANNEL_INTERLEAVING TRUE
39#define BLDCFG_MEMORY_CLOCK_SELECT DDR1600_FREQUENCY
40#define BLDCFG_ENABLE_ECC_FEATURE FALSE
41#define BLDCFG_ECC_SYNC_FLOOD FALSE
Renze Nicolaia688b7c2016-11-18 23:08:13 +010042
Elyes HAOUAS1d446342018-05-28 13:41:43 +020043#define BLDCFG_UMA_ALLOCATION_MODE UMA_SPECIFIED
Angel Ponsdb2e1182020-05-22 21:34:10 +020044#define BLDCFG_UMA_ALLOCATION_SIZE 0x2000 /* (0x2000 << 16) = 512M */
Renze Nicolaia688b7c2016-11-18 23:08:13 +010045
Angel Ponsdb2e1182020-05-22 21:34:10 +020046#define BLDCFG_IOMMU_SUPPORT TRUE
Renze Nicolaia688b7c2016-11-18 23:08:13 +010047
Angel Ponsdb2e1182020-05-22 21:34:10 +020048#define BLDCFG_CFG_GNB_HD_AUDIO TRUE
Renze Nicolaia688b7c2016-11-18 23:08:13 +010049
Angel Ponsdb2e1182020-05-22 21:34:10 +020050/* Customized OEM build configurations for FCH component */
51#define BLDCFG_FCH_GPP_LINK_CONFIG PortA1B1C1D1
52#define BLDCFG_FCH_GPP_PORT0_PRESENT TRUE
53#define BLDCFG_FCH_GPP_PORT1_PRESENT TRUE
Renze Nicolaia688b7c2016-11-18 23:08:13 +010054
Arthur Heymans8d3640d2022-05-16 12:27:36 +020055CONST GPIO_CONTROL ms7721_m_gpio[] = {
Renze Nicolaia688b7c2016-11-18 23:08:13 +010056 {-1}
57};
Renze Nicolaia688b7c2016-11-18 23:08:13 +010058
Angel Ponsdb2e1182020-05-22 21:34:10 +020059#define BLDCFG_FCH_GPIO_CONTROL_LIST (ms7721_m_gpio)
60
61/*
62 * Process the options...
63 * This file include MUST occur AFTER the user option selection settings.
64 * AGESA nonsense: Moving this include up will break AGESA.
65 */
Kyösti Mälkkic8e47422017-08-31 08:52:12 +030066#include <PlatformInstall.h>