blob: 842b04fb25ed5a517db9c6a1c5761cf29b47aecc [file] [log] [blame]
Felix Held3c44c622022-01-10 20:57:29 +01001/* SPDX-License-Identifier: GPL-2.0-only */
2
Felix Held3c44c622022-01-10 20:57:29 +01003#include <amdblocks/cpu.h>
4#include <amdblocks/mca.h>
Felix Held3c44c622022-01-10 20:57:29 +01005#include <cpu/amd/microcode.h>
6#include <cpu/cpu.h>
Felix Held3c44c622022-01-10 20:57:29 +01007#include <device/device.h>
8#include <soc/cpu.h>
Felix Held3c44c622022-01-10 20:57:29 +01009
Felix Heldd40e8b62022-02-07 17:25:44 +010010_Static_assert(CONFIG_MAX_CPUS == 8, "Do not override MAX_CPUS. To reduce the number of "
Felix Held3c44c622022-01-10 20:57:29 +010011 "available cores, use the downcore_mode and disable_smt devicetree settings instead.");
12
Felix Held3c44c622022-01-10 20:57:29 +010013static void zen_2_3_init(struct device *dev)
14{
15 check_mca();
Felix Held3c44c622022-01-10 20:57:29 +010016 set_cstate_io_addr();
17
Grzegorz Bernackid34dbe52023-04-25 15:30:14 +000018 amd_apply_microcode_patch();
Felix Held3c44c622022-01-10 20:57:29 +010019}
20
21static struct device_operations cpu_dev_ops = {
22 .init = zen_2_3_init,
23};
24
25static struct cpu_device_id cpu_table[] = {
Felix Held309043e2023-02-06 17:25:35 +010026 { X86_VENDOR_AMD, MENDOCINO_A0_CPUID, CPUID_ALL_STEPPINGS_MASK },
Felix Held1e781652023-02-08 11:39:16 +010027 CPU_TABLE_END
Felix Held3c44c622022-01-10 20:57:29 +010028};
29
30static const struct cpu_driver zen_2_3 __cpu_driver = {
31 .ops = &cpu_dev_ops,
32 .id_table = cpu_table,
33};