blob: 2f3660bd0cba36a231af46f9f29bde1c2b22da5c [file] [log] [blame]
Uwe Hermannc70e9fc2010-02-15 23:10:19 +00001##
2## This file is part of the coreboot project.
3##
4## Copyright (C) 2007-2009 coresystems GmbH
5##
6## This program is free software; you can redistribute it and/or modify
7## it under the terms of the GNU General Public License as published by
8## the Free Software Foundation; version 2 of the License.
9##
10## This program is distributed in the hope that it will be useful,
11## but WITHOUT ANY WARRANTY; without even the implied warranty of
12## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13## GNU General Public License for more details.
14##
15## You should have received a copy of the GNU General Public License
16## along with this program; if not, write to the Free Software
Paul Menzela46a7122013-02-23 18:37:27 +010017## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
Uwe Hermannc70e9fc2010-02-15 23:10:19 +000018##
Patrick Georgi0588d192009-08-12 15:00:51 +000019
20config NORTHBRIDGE_AMD_AMDK8
21 bool
Jens Rottmann0d11f2d2010-08-26 12:46:02 +000022 select HAVE_DEBUG_RAM_SETUP
23 select HAVE_DEBUG_SMBUS
Patrick Georgie82618d2010-10-01 14:50:12 +000024 select HAVE_DEBUG_CAR
Uwe Hermanne4053272009-10-18 13:47:30 +000025 select HYPERTRANSPORT_PLUGIN_SUPPORT
Ronald G. Minnichfd4519b2009-08-12 15:56:17 +000026
Jonathan Kollasche5b75072010-10-07 23:02:06 +000027if NORTHBRIDGE_AMD_AMDK8
Ronald G. Minnichfd4519b2009-08-12 15:56:17 +000028config AGP_APERTURE_SIZE
29 hex
30 default 0x4000000
31
Myles Watson20d5c2e2009-10-01 16:24:58 +000032config K8_HT_FREQ_1G_SUPPORT
33 bool
34 default n
Myles Watson20d5c2e2009-10-01 16:24:58 +000035
Kyösti Mälkki7bdf85b2012-07-07 13:42:03 +030036config WAIT_BEFORE_CPUS_INIT
37 bool
38 default n
39
Myles Watsond73c1b52009-10-26 15:14:07 +000040config MEM_TRAIN_SEQ
41 int
42 default 0
Myles Watsond73c1b52009-10-26 15:14:07 +000043
Florian Zumbiehl36b53bf2011-12-10 19:39:49 +010044# Force 2T DRAM timing (vendor BIOS does it even for single DIMM setups and
45# single DIMM is indeed unreliable without it).
46config K8_FORCE_2T_DRAM_TIMING
47 bool
48 default n
49
Myles Watsond73c1b52009-10-26 15:14:07 +000050config HW_MEM_HOLE_SIZEK
51 hex
52 default 0x100000
Myles Watsond73c1b52009-10-26 15:14:07 +000053
54config HW_MEM_HOLE_SIZE_AUTO_INC
55 bool
56 default n
Myles Watsond73c1b52009-10-26 15:14:07 +000057
enok71af902752011-09-28 16:55:59 +020058config BOOTBLOCK_NORTHBRIDGE_INIT
59 string
60 default "northbridge/amd/amdk8/bootblock.c"
61
Stefan Reinauerf8b19232010-04-07 00:38:09 +000062config SB_HT_CHAIN_UNITID_OFFSET_ONLY
63 bool
64 default n
Jonathan Kollasche5b75072010-10-07 23:02:06 +000065
Patrick Georgi00e14602010-11-05 22:59:49 +000066config QRANK_DIMM_SUPPORT
67 bool
68 default n
69
Patrick Georgi7bbd7f22010-11-07 18:20:51 +000070config K8_ALLOCATE_IO_RANGE
71 bool
72 default n
73
Jonathan Kollasche5b75072010-10-07 23:02:06 +000074if K8_REV_F_SUPPORT
Stefan Reinauerf8b19232010-04-07 00:38:09 +000075
Myles Watson6ea21152010-09-10 18:33:24 +000076config DIMM_DDR2
77 bool
78 default n
Myles Watson6ea21152010-09-10 18:33:24 +000079
80config DIMM_REGISTERED
81 bool
82 default n
Myles Watson6ea21152010-09-10 18:33:24 +000083
84if DIMM_DDR2
85 if DIMM_REGISTERED
86 config DIMM_SUPPORT
87 hex
88 default 0x0104
89 endif
90
91 if !DIMM_REGISTERED
92 config DIMM_SUPPORT
93 hex
94 default 0x0004
95 endif
Jonathan Kollasche5b75072010-10-07 23:02:06 +000096endif #DIMM_DDR2
97
98endif #K8_REV_F_SUPPORT
99
Josef Kellermanned1d1162011-02-24 14:35:42 +0000100config IOMMU
101 bool
102 default y
103
Jonathan Kollasche5b75072010-10-07 23:02:06 +0000104endif #NORTHBRIDGE_AMD_K8