blob: 4f77e8efe394e6070d17c37c46f8038d4ef0e7f2 [file] [log] [blame]
Stefan Reinauer278534d2008-10-29 04:51:07 +00001/*
2 * This file is part of the coreboot project.
3 *
4 * Copyright (C) 2007-2008 coresystems GmbH
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
Stefan Reinauer30140a52009-03-11 16:20:39 +00008 * the Free Software Foundation; version 2 of the License.
Stefan Reinauer278534d2008-10-29 04:51:07 +00009 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
18 */
19
20#ifndef RAMINIT_H
21#define RAMINIT_H
22
23#define DIMM_SOCKETS 2
24
Stefan Reinauer278534d2008-10-29 04:51:07 +000025#define DIMM_TCO_BASE 0x30
26
27/* Burst length is always 8 */
28#define BURSTLENGTH 8
29
30struct sys_info {
31 u16 memory_frequency; /* 400, 533 or 667 */
32 u16 fsb_frequency; /* 400, 533 or 667 */
33
34 u8 trp; /* calculated by sdram_detect_smallest_tRP() */
35 u8 trcd; /* calculated by sdram_detect_smallest_tRCD() */
36 u8 tras; /* calculated by sdram_detect_smallest_tRAS() */
37 u8 trfc; /* calculated by sdram_detect_smallest_tRFC() */
38 u8 twr; /* calculated by sdram_detect_smallest_tWR() */
39
40 u8 cas; /* 3, 4 or 5 */
41 u8 refresh; /* 0 = 15.6us, 1 = 7.8us */
42
43 u8 dual_channel; /* 0 or 1 */
44 u8 interleaved;
45
46 u8 mvco4x; /* 0 (8x) or 1 (4x) */
47 u8 clkcfg_bit7;
48 u8 boot_path;
Stefan Reinauer71a3d962009-07-21 21:44:24 +000049#define BOOT_PATH_NORMAL 0
50#define BOOT_PATH_RESET 1
51#define BOOT_PATH_RESUME 2
Stefan Reinauer278534d2008-10-29 04:51:07 +000052
53 u8 package; /* 0 = planar, 1 = stacked */
54#define SYSINFO_PACKAGE_PLANAR 0x00
55#define SYSINFO_PACKAGE_STACKED 0x01
56 u8 dimm[2 * DIMM_SOCKETS];
57#define SYSINFO_DIMM_X16DS 0x00
58#define SYSINFO_DIMM_X8DS 0x01
59#define SYSINFO_DIMM_X16SS 0x02
60#define SYSINFO_DIMM_X8DDS 0x03
61#define SYSINFO_DIMM_NOT_POPULATED 0x04
62
63 u8 banks[2 * DIMM_SOCKETS];
64
65 u8 banksize[2 * 2 * DIMM_SOCKETS];
Sven Schnelle541269b2011-02-21 09:39:17 +000066 const u8 *spd_addresses;
Stefan Reinauer278534d2008-10-29 04:51:07 +000067
68} __attribute__ ((packed));
69
Stefan Reinauerde3206a2010-02-22 06:09:43 +000070void receive_enable_adjust(struct sys_info *sysinfo);
Sven Schnelle541269b2011-02-21 09:39:17 +000071void sdram_initialize(int boot_path, const u8 *sdram_addresses);
Stefan Reinauer53b0ea42010-03-22 11:50:52 +000072unsigned long get_top_of_ram(void);
73int fixup_i945_errata(void);
Patrick Georgid0835952010-10-05 09:07:10 +000074void udelay(u32 us);
Stefan Reinauer3c0bfaf2010-12-27 11:34:57 +000075
76#if CONFIG_DEBUG_RAM_SETUP
77void sdram_dump_mchbar_registers(void);
78#endif
Stefan Reinauer278534d2008-10-29 04:51:07 +000079#endif /* RAMINIT_H */