Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 1 | chip soc/intel/cannonlake |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 2 | |
| 3 | # Auto-switch between X4 NVMe and X2 NVMe. |
| 4 | register "TetonGlacierMode" = "1" |
| 5 | |
Sam McNally | d0aa999 | 2020-10-11 10:38:07 +1100 | [diff] [blame] | 6 | register "SataPortsEnable[0]" = "1" |
| 7 | |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 8 | register "SerialIoDevMode" = "{ |
| 9 | [PchSerialIoIndexI2C0] = PchSerialIoDisabled, |
| 10 | [PchSerialIoIndexI2C1] = PchSerialIoDisabled, |
| 11 | [PchSerialIoIndexI2C2] = PchSerialIoPci, |
| 12 | [PchSerialIoIndexI2C3] = PchSerialIoPci, |
| 13 | [PchSerialIoIndexI2C4] = PchSerialIoPci, |
Matt DeVillier | 8facfa8 | 2024-01-21 20:48:26 -0600 | [diff] [blame] | 14 | [PchSerialIoIndexI2C5] = PchSerialIoDisabled, |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 15 | [PchSerialIoIndexSPI0] = PchSerialIoPci, |
Matt DeVillier | 8facfa8 | 2024-01-21 20:48:26 -0600 | [diff] [blame] | 16 | [PchSerialIoIndexSPI1] = PchSerialIoDisabled, |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 17 | [PchSerialIoIndexSPI2] = PchSerialIoDisabled, |
| 18 | [PchSerialIoIndexUART0] = PchSerialIoSkipInit, |
| 19 | [PchSerialIoIndexUART1] = PchSerialIoDisabled, |
| 20 | [PchSerialIoIndexUART2] = PchSerialIoDisabled, |
| 21 | }" |
| 22 | |
Matt DeVillier | 680539c | 2020-11-19 13:59:08 -0600 | [diff] [blame] | 23 | # No need for dynamic config (and the additional RAM training time) |
| 24 | # on a Chromebox; always use high power/high performance mode |
| 25 | register "SaGv" = "SaGv_FixedHigh" |
| 26 | |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 27 | # USB configuration |
| 28 | register "usb2_ports[0]" = "{ |
| 29 | .enable = 1, |
| 30 | .ocpin = OC2, |
| 31 | .tx_bias = USB2_BIAS_0MV, |
| 32 | .tx_emp_enable = USB2_PRE_EMP_ON, |
| 33 | .pre_emp_bias = USB2_BIAS_11P25MV, |
| 34 | .pre_emp_bit = USB2_HALF_BIT_PRE_EMP, |
| 35 | }" # Type-A Port 2 |
| 36 | register "usb2_ports[1]" = "{ |
| 37 | .enable = 1, |
| 38 | .ocpin = OC1, |
| 39 | .tx_bias = USB2_BIAS_0MV, |
| 40 | .tx_emp_enable = USB2_PRE_EMP_ON, |
| 41 | .pre_emp_bias = USB2_BIAS_28P15MV, |
| 42 | .pre_emp_bit = USB2_HALF_BIT_PRE_EMP, |
| 43 | }" # Type-A Port 1 |
| 44 | register "usb2_ports[2]" = "{ |
| 45 | .enable = 1, |
| 46 | .ocpin = OC3, |
| 47 | .tx_bias = USB2_BIAS_0MV, |
| 48 | .tx_emp_enable = USB2_PRE_EMP_ON, |
| 49 | .pre_emp_bias = USB2_BIAS_28P15MV, |
| 50 | .pre_emp_bit = USB2_HALF_BIT_PRE_EMP, |
| 51 | }" # Type-A Port 3 |
| 52 | register "usb2_ports[3]" = "USB2_PORT_TYPE_C(OC_SKIP)" # Type-C Port |
| 53 | register "usb2_ports[4]" = "{ |
| 54 | .enable = 1, |
| 55 | .ocpin = OC_SKIP, |
| 56 | .tx_bias = USB2_BIAS_0MV, |
| 57 | .tx_emp_enable = USB2_PRE_EMP_ON, |
| 58 | .pre_emp_bias = USB2_BIAS_28P15MV, |
| 59 | .pre_emp_bit = USB2_HALF_BIT_PRE_EMP, |
| 60 | }" # Type-A Port 4 |
| 61 | register "usb2_ports[5]" = "{ |
| 62 | .enable = 1, |
| 63 | .ocpin = OC0, |
| 64 | .tx_bias = USB2_BIAS_0MV, |
| 65 | .tx_emp_enable = USB2_PRE_EMP_ON, |
| 66 | .pre_emp_bias = USB2_BIAS_28P15MV, |
| 67 | .pre_emp_bit = USB2_HALF_BIT_PRE_EMP, |
| 68 | }" # Type-A port 0 |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 69 | register "usb2_ports[9]" = "{ |
| 70 | .enable = 1, |
| 71 | .ocpin = OC_SKIP, |
| 72 | .tx_bias = USB2_BIAS_0MV, |
| 73 | .tx_emp_enable = USB2_PRE_EMP_ON, |
| 74 | .pre_emp_bias = USB2_BIAS_28P15MV, |
| 75 | .pre_emp_bit = USB2_HALF_BIT_PRE_EMP, |
| 76 | }" # BT |
| 77 | |
| 78 | register "usb3_ports[0]" = "USB3_PORT_DEFAULT(OC2)" # Type-A Port 2 |
| 79 | register "usb3_ports[1]" = "USB3_PORT_DEFAULT(OC3)" # Type-A Port 3 |
| 80 | register "usb3_ports[2]" = "USB3_PORT_DEFAULT(OC1)" # Type-A Port 1 |
| 81 | register "usb3_ports[3]" = "USB3_PORT_DEFAULT(OC_SKIP)" # Type-C |
| 82 | register "usb3_ports[4]" = "USB3_PORT_DEFAULT(OC0)" # Type-A Port 0 |
| 83 | register "usb3_ports[5]" = "USB3_PORT_DEFAULT(OC_SKIP)" # Type-A Port 4 |
| 84 | |
Edward O'Callaghan | 7b2f503 | 2020-07-02 12:50:26 +1000 | [diff] [blame] | 85 | # Bitmap for Wake Enable on USB attach/detach |
Felix Singer | 21b5a9a | 2023-10-23 07:26:28 +0200 | [diff] [blame] | 86 | register "usb2_wake_enable_bitmap" = "USB_PORT_WAKE_ENABLE(1) | |
| 87 | USB_PORT_WAKE_ENABLE(2) | |
| 88 | USB_PORT_WAKE_ENABLE(3) | |
Edward O'Callaghan | 7b2f503 | 2020-07-02 12:50:26 +1000 | [diff] [blame] | 89 | USB_PORT_WAKE_ENABLE(6)" |
Felix Singer | 21b5a9a | 2023-10-23 07:26:28 +0200 | [diff] [blame] | 90 | register "usb3_wake_enable_bitmap" = "USB_PORT_WAKE_ENABLE(1) | |
| 91 | USB_PORT_WAKE_ENABLE(2) | |
| 92 | USB_PORT_WAKE_ENABLE(3) | |
Edward O'Callaghan | 7b2f503 | 2020-07-02 12:50:26 +1000 | [diff] [blame] | 93 | USB_PORT_WAKE_ENABLE(5)" |
| 94 | |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 95 | # Enable eMMC HS400 |
| 96 | register "ScsEmmcHs400Enabled" = "1" |
| 97 | |
| 98 | # EMMC Tx CMD Delay |
| 99 | # Refer to EDS-Vol2-14.3.7. |
| 100 | # [14:8] steps of delay for DDR mode, each 125ps, range: 0 - 39. |
| 101 | # [6:0] steps of delay for SDR mode, each 125ps, range: 0 - 39. |
| 102 | register "common_soc_config.emmc_dll.emmc_tx_cmd_cntl" = "0x505" |
| 103 | |
| 104 | # EMMC TX DATA Delay 1 |
| 105 | # Refer to EDS-Vol2-14.3.8. |
| 106 | # [14:8] steps of delay for HS400, each 125ps, range: 0 - 78. |
| 107 | # [6:0] steps of delay for SDR104/HS200, each 125ps, range: 0 - 79. |
| 108 | register "common_soc_config.emmc_dll.emmc_tx_data_cntl1" = "0x911" |
| 109 | |
| 110 | # EMMC TX DATA Delay 2 |
| 111 | # Refer to EDS-Vol2-14.3.9. |
| 112 | # [30:24] steps of delay for SDR50, each 125ps, range: 0 - 79. |
| 113 | # [22:16] steps of delay for DDR50, each 125ps, range: 0 - 78. |
| 114 | # [14:8] steps of delay for SDR25/HS50, each 125ps, range: 0 -79. |
| 115 | # [6:0] steps of delay for SDR12, each 125ps. Range: 0 - 79. |
| 116 | register "common_soc_config.emmc_dll.emmc_tx_data_cntl2" = "0x1C262828" |
| 117 | |
| 118 | # EMMC RX CMD/DATA Delay 1 |
| 119 | # Refer to EDS-Vol2-14.3.10. |
| 120 | # [30:24] steps of delay for SDR50, each 125ps, range: 0 - 119. |
| 121 | # [22:16] steps of delay for DDR50, each 125ps, range: 0 - 78. |
| 122 | # [14:8] steps of delay for SDR25/HS50, each 125ps, range: 0 - 119. |
| 123 | # [6:0] steps of delay for SDR12, each 125ps, range: 0 - 119. |
| 124 | register "common_soc_config.emmc_dll.emmc_rx_cmd_data_cntl1" = "0x1C16583b" |
| 125 | |
| 126 | # EMMC RX CMD/DATA Delay 2 |
| 127 | # Refer to EDS-Vol2-14.3.12. |
| 128 | # [17:16] stands for Rx Clock before Output Buffer, |
| 129 | # 00: Rx clock after output buffer, |
| 130 | # 01: Rx clock before output buffer, |
| 131 | # 10: Automatic selection based on working mode. |
| 132 | # 11: Reserved |
| 133 | # [14:8] steps of delay for Auto Tuning Mode, each 125ps, range: 0 - 39. |
| 134 | # [6:0] steps of delay for HS200, each 125ps, range: 0 - 79. |
| 135 | register "common_soc_config.emmc_dll.emmc_rx_cmd_data_cntl2" = "0x1001D" |
| 136 | |
| 137 | # EMMC Rx Strobe Delay |
| 138 | # Refer to EDS-Vol2-14.3.11. |
| 139 | # [14:8] Rx Strobe Delay DLL 1(HS400 Mode), each 125ps, range: 0 - 39. |
| 140 | # [6:0] Rx Strobe Delay DLL 2(HS400 Mode), each 125ps, range: 0 - 39. |
| 141 | register "common_soc_config.emmc_dll.emmc_rx_strobe_cntl" = "0x1515" |
| 142 | |
| 143 | # Intel HDA - disable I2S Audio SSP1 and DMIC0 as puff variant does not have them. |
| 144 | register "PchHdaAudioLinkSsp1" = "0" |
| 145 | register "PchHdaAudioLinkDmic0" = "0" |
| 146 | |
| 147 | # Intel Common SoC Config |
| 148 | #+-------------------+---------------------------+ |
| 149 | #| Field | Value | |
| 150 | #+-------------------+---------------------------+ |
| 151 | #| GSPI0 | cr50 TPM. Early init is | |
| 152 | #| | required to set up a BAR | |
| 153 | #| | for TPM communication | |
| 154 | #| | before memory is up | |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 155 | #| I2C2 | PS175 | |
| 156 | #| I2C3 | MST | |
| 157 | #| I2C4 | Audio | |
| 158 | #+-------------------+---------------------------+ |
| 159 | register "common_soc_config" = "{ |
| 160 | .gspi[0] = { |
| 161 | .speed_mhz = 1, |
| 162 | .early_init = 1, |
| 163 | }, |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 164 | .i2c[2] = { |
| 165 | .speed = I2C_SPEED_FAST, |
| 166 | .rise_time_ns = 60, |
| 167 | .fall_time_ns = 60, |
| 168 | }, |
| 169 | .i2c[3] = { |
| 170 | .speed = I2C_SPEED_FAST, |
| 171 | .rise_time_ns = 60, |
| 172 | .fall_time_ns = 60, |
| 173 | }, |
| 174 | .i2c[4] = { |
| 175 | .speed = I2C_SPEED_FAST, |
| 176 | .rise_time_ns = 60, |
| 177 | .fall_time_ns = 60, |
| 178 | }, |
| 179 | }" |
| 180 | |
| 181 | # PCIe port 7 for LAN |
| 182 | register "PcieRpEnable[6]" = "1" |
| 183 | register "PcieRpLtrEnable[6]" = "1" |
| 184 | # PCIe port 11 (x2) for NVMe hybrid storage devices |
| 185 | register "PcieRpEnable[10]" = "1" |
| 186 | register "PcieRpLtrEnable[10]" = "1" |
| 187 | # Uses CLK SRC 0 |
| 188 | register "PcieClkSrcUsage[0]" = "6" |
| 189 | register "PcieClkSrcClkReq[0]" = "0" |
| 190 | |
| 191 | # GPIO for SD card detect |
| 192 | register "sdcard_cd_gpio" = "vSD3_CD_B" |
| 193 | |
| 194 | # SATA port 1 Gen3 Strength |
| 195 | # Port1 Tx De-Emphasis = 20*log(0x20/64) = -6dB |
| 196 | register "sata_port[1].TxGen3DeEmphEnable" = "1" |
| 197 | register "sata_port[1].TxGen3DeEmph" = "0x20" |
| 198 | |
| 199 | device domain 0 on |
Matt DeVillier | 3f4c830 | 2024-01-21 20:39:03 -0600 | [diff] [blame] | 200 | device ref dptf on |
Edward O'Callaghan | b7a68d5 | 2020-08-28 20:14:50 +1000 | [diff] [blame] | 201 | chip drivers/intel/dptf |
| 202 | ## Active Policy |
| 203 | register "policies.active[0]" = "{.target=DPTF_CPU, |
| 204 | .thresholds={TEMP_PCT(90, 85), |
| 205 | TEMP_PCT(85, 75), |
| 206 | TEMP_PCT(80, 65), |
| 207 | TEMP_PCT(75, 55), |
| 208 | TEMP_PCT(70, 45),}}" |
| 209 | register "policies.active[1]" = "{.target=DPTF_TEMP_SENSOR_0, |
| 210 | .thresholds={TEMP_PCT(50, 85), |
| 211 | TEMP_PCT(47, 75), |
| 212 | TEMP_PCT(45, 65), |
| 213 | TEMP_PCT(42, 55), |
| 214 | TEMP_PCT(39, 45),}}" |
| 215 | |
| 216 | ## Passive Policy |
| 217 | register "policies.passive[0]" = "DPTF_PASSIVE(CPU, CPU, 93, 5000)" |
| 218 | register "policies.passive[1]" = "DPTF_PASSIVE(CPU, TEMP_SENSOR_0, 65, 6000)" |
| 219 | |
| 220 | ## Critical Policy |
| 221 | register "policies.critical[0]" = "DPTF_CRITICAL(CPU, 100, SHUTDOWN)" |
| 222 | register "policies.critical[1]" = "DPTF_CRITICAL(TEMP_SENSOR_0, 75, SHUTDOWN)" |
| 223 | |
| 224 | ## Power Limits Control |
| 225 | # PL1 is fixed at 15W, avg over 28-32s interval |
| 226 | # 25-64W PL2 in 1000mW increments, avg over 28-32s interval |
| 227 | register "controls.power_limits.pl1" = "{ |
| 228 | .min_power = 15000, |
| 229 | .max_power = 15000, |
| 230 | .time_window_min = 28 * MSECS_PER_SEC, |
| 231 | .time_window_max = 32 * MSECS_PER_SEC, |
| 232 | .granularity = 200,}" |
| 233 | register "controls.power_limits.pl2" = "{ |
| 234 | .min_power = 25000, |
| 235 | .max_power = 64000, |
| 236 | .time_window_min = 28 * MSECS_PER_SEC, |
| 237 | .time_window_max = 32 * MSECS_PER_SEC, |
| 238 | .granularity = 1000,}" |
| 239 | |
| 240 | ## Charger Performance Control (Control, mA) |
| 241 | register "controls.charger_perf[0]" = "{ 255, 1700 }" |
| 242 | register "controls.charger_perf[1]" = "{ 24, 1500 }" |
| 243 | register "controls.charger_perf[2]" = "{ 16, 1000 }" |
| 244 | register "controls.charger_perf[3]" = "{ 8, 500 }" |
| 245 | |
| 246 | ## Fan Performance Control (Percent, Speed, Noise, Power) |
| 247 | register "controls.fan_perf[0]" = "{ 90, 6700, 220, 2200, }" |
| 248 | register "controls.fan_perf[1]" = "{ 80, 5800, 180, 1800, }" |
| 249 | register "controls.fan_perf[2]" = "{ 70, 5000, 145, 1450, }" |
| 250 | register "controls.fan_perf[3]" = "{ 60, 4900, 115, 1150, }" |
| 251 | register "controls.fan_perf[4]" = "{ 50, 3838, 90, 900, }" |
| 252 | register "controls.fan_perf[5]" = "{ 40, 2904, 55, 550, }" |
| 253 | register "controls.fan_perf[6]" = "{ 30, 2337, 30, 300, }" |
| 254 | register "controls.fan_perf[7]" = "{ 20, 1608, 15, 150, }" |
| 255 | register "controls.fan_perf[8]" = "{ 10, 800, 10, 100, }" |
| 256 | register "controls.fan_perf[9]" = "{ 0, 0, 0, 50, }" |
| 257 | |
| 258 | # Fan options |
| 259 | register "options.fan.fine_grained_control" = "1" |
| 260 | register "options.fan.step_size" = "2" |
| 261 | |
| 262 | device generic 0 on end |
| 263 | end |
Felix Singer | d571ea2 | 2024-01-17 21:51:07 +0100 | [diff] [blame] | 264 | end |
Matt DeVillier | 3f4c830 | 2024-01-21 20:39:03 -0600 | [diff] [blame] | 265 | device ref xhci on |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 266 | chip drivers/usb/acpi |
| 267 | device usb 0.0 on |
| 268 | chip drivers/usb/acpi |
| 269 | register "desc" = ""USB2 Type-A Front Left"" |
| 270 | register "type" = "UPC_TYPE_A" |
| 271 | register "group" = "ACPI_PLD_GROUP(0, 0)" |
| 272 | device usb 2.0 on end |
| 273 | end |
| 274 | chip drivers/usb/acpi |
| 275 | register "desc" = ""USB2 Type-C Port Rear"" |
| 276 | register "type" = "UPC_TYPE_C_USB2_SS_SWITCH" |
| 277 | register "group" = "ACPI_PLD_GROUP(1, 3)" |
| 278 | device usb 2.1 on end |
| 279 | end |
| 280 | chip drivers/usb/acpi |
| 281 | register "desc" = ""USB2 Type-A Front Right"" |
| 282 | register "type" = "UPC_TYPE_A" |
| 283 | register "group" = "ACPI_PLD_GROUP(0, 1)" |
| 284 | device usb 2.2 on end |
| 285 | end |
| 286 | chip drivers/usb/acpi |
| 287 | register "desc" = ""USB2 Type-A Rear Right"" |
| 288 | register "type" = "UPC_TYPE_A" |
| 289 | register "group" = "ACPI_PLD_GROUP(1, 2)" |
| 290 | device usb 2.3 on end |
| 291 | end |
| 292 | chip drivers/usb/acpi |
| 293 | register "desc" = ""USB2 Type-A Rear Middle"" |
| 294 | register "type" = "UPC_TYPE_A" |
| 295 | register "group" = "ACPI_PLD_GROUP(1, 1)" |
| 296 | device usb 2.4 on end |
| 297 | end |
| 298 | chip drivers/usb/acpi |
| 299 | register "desc" = ""USB2 Type-A Rear Left"" |
| 300 | register "type" = "UPC_TYPE_A" |
| 301 | register "group" = "ACPI_PLD_GROUP(1, 0)" |
| 302 | device usb 2.5 on end |
| 303 | end |
| 304 | chip drivers/usb/acpi |
| 305 | device usb 2.6 off end |
| 306 | end |
| 307 | chip drivers/usb/acpi |
| 308 | register "desc" = ""USB3 Type-A Front Left"" |
| 309 | register "type" = "UPC_TYPE_USB3_A" |
| 310 | register "group" = "ACPI_PLD_GROUP(0, 0)" |
| 311 | device usb 3.0 on end |
| 312 | end |
| 313 | chip drivers/usb/acpi |
| 314 | register "desc" = ""USB3 Type-A Front Right"" |
| 315 | register "type" = "UPC_TYPE_USB3_A" |
| 316 | register "group" = "ACPI_PLD_GROUP(0, 1)" |
| 317 | device usb 3.1 on end |
| 318 | end |
| 319 | chip drivers/usb/acpi |
| 320 | register "desc" = ""USB3 Type-A Rear Right"" |
| 321 | register "type" = "UPC_TYPE_USB3_A" |
| 322 | register "group" = "ACPI_PLD_GROUP(1, 2)" |
| 323 | device usb 3.2 on end |
| 324 | end |
| 325 | chip drivers/usb/acpi |
| 326 | register "desc" = ""USB3 Type-C Rear"" |
| 327 | register "type" = "UPC_TYPE_C_USB2_SS_SWITCH" |
| 328 | register "group" = "ACPI_PLD_GROUP(1, 3)" |
| 329 | device usb 3.3 on end |
| 330 | end |
| 331 | chip drivers/usb/acpi |
| 332 | register "desc" = ""USB3 Type-A Rear Left"" |
| 333 | register "type" = "UPC_TYPE_USB3_A" |
| 334 | register "group" = "ACPI_PLD_GROUP(1, 0)" |
| 335 | device usb 3.4 on end |
| 336 | end |
| 337 | chip drivers/usb/acpi |
| 338 | register "desc" = ""USB3 Type-A Rear Middle"" |
| 339 | register "type" = "UPC_TYPE_USB3_A" |
| 340 | register "group" = "ACPI_PLD_GROUP(1, 1)" |
| 341 | device usb 3.5 on end |
| 342 | end |
| 343 | end |
| 344 | end |
Felix Singer | d571ea2 | 2024-01-17 21:51:07 +0100 | [diff] [blame] | 345 | end |
Matt DeVillier | 3f4c830 | 2024-01-21 20:39:03 -0600 | [diff] [blame] | 346 | device ref i2c2 on |
Felix Singer | d571ea2 | 2024-01-17 21:51:07 +0100 | [diff] [blame] | 347 | # PCON PS175 |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 348 | chip drivers/i2c/generic |
| 349 | register "hid" = ""1AF80175"" |
| 350 | register "name" = ""PS17"" |
| 351 | register "desc" = ""Parade PS175"" |
Matt DeVillier | 4f86e1d | 2023-09-20 16:30:06 -0500 | [diff] [blame^] | 352 | device i2c 4a hidden end |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 353 | end |
Felix Singer | d571ea2 | 2024-01-17 21:51:07 +0100 | [diff] [blame] | 354 | end |
Matt DeVillier | 3f4c830 | 2024-01-21 20:39:03 -0600 | [diff] [blame] | 355 | device ref i2c3 on |
Felix Singer | d571ea2 | 2024-01-17 21:51:07 +0100 | [diff] [blame] | 356 | # Realtek RTD2142 |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 357 | chip drivers/i2c/generic |
| 358 | register "hid" = ""10EC2142"" |
| 359 | register "name" = ""RTD2"" |
| 360 | register "desc" = ""Realtek RTD2142"" |
Matt DeVillier | 4f86e1d | 2023-09-20 16:30:06 -0500 | [diff] [blame^] | 361 | device i2c 4a hidden end |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 362 | end |
Felix Singer | d571ea2 | 2024-01-17 21:51:07 +0100 | [diff] [blame] | 363 | end |
Matt DeVillier | 3f4c830 | 2024-01-21 20:39:03 -0600 | [diff] [blame] | 364 | device ref i2c4 on |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 365 | chip drivers/i2c/generic |
| 366 | register "hid" = ""10EC5682"" |
| 367 | register "name" = ""RT58"" |
| 368 | register "desc" = ""Realtek RT5682"" |
| 369 | register "irq_gpio" = "ACPI_GPIO_IRQ_EDGE_BOTH(GPP_H0)" |
| 370 | register "property_count" = "1" |
| 371 | # Set the jd_src to RT5668_JD1 for jack detection |
| 372 | register "property_list[0].type" = "ACPI_DP_TYPE_INTEGER" |
| 373 | register "property_list[0].name" = ""realtek,jd-src"" |
| 374 | register "property_list[0].integer" = "1" |
| 375 | device i2c 1a on end |
| 376 | end |
Felix Singer | d571ea2 | 2024-01-17 21:51:07 +0100 | [diff] [blame] | 377 | end |
Matt DeVillier | 3f4c830 | 2024-01-21 20:39:03 -0600 | [diff] [blame] | 378 | device ref emmc on end |
| 379 | device ref pcie_rp7 on |
Felix Singer | d571ea2 | 2024-01-17 21:51:07 +0100 | [diff] [blame] | 380 | # RTL8111H Ethernet NIC |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 381 | chip drivers/net |
| 382 | register "customized_leds" = "0x05af" |
| 383 | register "wake" = "GPE0_DW1_07" # GPP_C7 |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 384 | register "device_index" = "0" |
Alexis Savery | 8ba64cd | 2023-08-30 20:11:34 +0000 | [diff] [blame] | 385 | register "enable_aspm_l1_2" = "1" |
Felix Singer | d571ea2 | 2024-01-17 21:51:07 +0100 | [diff] [blame] | 386 | device ref system_agent on end |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 387 | end |
Nico Huber | 119ace0 | 2019-10-02 16:02:06 +0200 | [diff] [blame] | 388 | register "PcieRpSlotImplemented[6]" = "1" |
Felix Singer | d571ea2 | 2024-01-17 21:51:07 +0100 | [diff] [blame] | 389 | end |
Matt DeVillier | 3f4c830 | 2024-01-21 20:39:03 -0600 | [diff] [blame] | 390 | device ref pcie_rp11 on |
Felix Singer | d571ea2 | 2024-01-17 21:51:07 +0100 | [diff] [blame] | 391 | # X2 NVMe |
Nico Huber | 119ace0 | 2019-10-02 16:02:06 +0200 | [diff] [blame] | 392 | register "PcieRpSlotImplemented[10]" = "1" |
| 393 | end |
Paul Fagerburg | 8af1bcd | 2020-06-22 20:52:15 -0600 | [diff] [blame] | 394 | end |
| 395 | |
| 396 | # VR Settings Configuration for 4 Domains |
| 397 | #+----------------+-------+-------+-------+-------+ |
| 398 | #| Domain/Setting | SA | IA | GTUS | GTS | |
| 399 | #+----------------+-------+-------+-------+-------+ |
| 400 | #| Psi1Threshold | 20A | 20A | 20A | 20A | |
| 401 | #| Psi2Threshold | 5A | 5A | 5A | 5A | |
| 402 | #| Psi3Threshold | 1A | 1A | 1A | 1A | |
| 403 | #| Psi3Enable | 1 | 1 | 1 | 1 | |
| 404 | #| Psi4Enable | 1 | 1 | 1 | 1 | |
| 405 | #| ImonSlope | 0 | 0 | 0 | 0 | |
| 406 | #| ImonOffset | 0 | 0 | 0 | 0 | |
| 407 | #| VrVoltageLimit | 1.52V | 1.52V | 1.52V | 1.52V | |
| 408 | #| AcLoadline | 10.04 | 1.81 | 3.19 | 3.19 | |
| 409 | #| DcLoadline | 10.04 | 1.81 | 3.19 | 3.19 | |
| 410 | #+----------------+-------+-------+-------+-------+ |
| 411 | #Note: IccMax settings are moved to SoC code |
| 412 | register "domain_vr_config[VR_SYSTEM_AGENT]" = "{ |
| 413 | .vr_config_enable = 1, |
| 414 | .psi1threshold = VR_CFG_AMP(20), |
| 415 | .psi2threshold = VR_CFG_AMP(5), |
| 416 | .psi3threshold = VR_CFG_AMP(1), |
| 417 | .psi3enable = 1, |
| 418 | .psi4enable = 1, |
| 419 | .imon_slope = 0x0, |
| 420 | .imon_offset = 0x0, |
| 421 | .icc_max = 0, |
| 422 | .voltage_limit = 1520, |
| 423 | .ac_loadline = 1004, |
| 424 | .dc_loadline = 1004, |
| 425 | }" |
| 426 | |
| 427 | register "domain_vr_config[VR_IA_CORE]" = "{ |
| 428 | .vr_config_enable = 1, |
| 429 | .psi1threshold = VR_CFG_AMP(20), |
| 430 | .psi2threshold = VR_CFG_AMP(5), |
| 431 | .psi3threshold = VR_CFG_AMP(1), |
| 432 | .psi3enable = 1, |
| 433 | .psi4enable = 1, |
| 434 | .imon_slope = 0x0, |
| 435 | .imon_offset = 0x0, |
| 436 | .icc_max = 0, |
| 437 | .voltage_limit = 1520, |
| 438 | .ac_loadline = 181, |
| 439 | .dc_loadline = 181, |
| 440 | }" |
| 441 | |
| 442 | register "domain_vr_config[VR_GT_UNSLICED]" = "{ |
| 443 | .vr_config_enable = 1, |
| 444 | .psi1threshold = VR_CFG_AMP(20), |
| 445 | .psi2threshold = VR_CFG_AMP(5), |
| 446 | .psi3threshold = VR_CFG_AMP(1), |
| 447 | .psi3enable = 1, |
| 448 | .psi4enable = 1, |
| 449 | .imon_slope = 0x0, |
| 450 | .imon_offset = 0x0, |
| 451 | .icc_max = 0, |
| 452 | .voltage_limit = 1520, |
| 453 | .ac_loadline = 319, |
| 454 | .dc_loadline = 319, |
| 455 | }" |
| 456 | |
| 457 | register "domain_vr_config[VR_GT_SLICED]" = "{ |
| 458 | .vr_config_enable = 1, |
| 459 | .psi1threshold = VR_CFG_AMP(20), |
| 460 | .psi2threshold = VR_CFG_AMP(5), |
| 461 | .psi3threshold = VR_CFG_AMP(1), |
| 462 | .psi3enable = 1, |
| 463 | .psi4enable = 1, |
| 464 | .imon_slope = 0x0, |
| 465 | .imon_offset = 0x0, |
| 466 | .icc_max = 0, |
| 467 | .voltage_limit = 1520, |
| 468 | .ac_loadline = 319, |
| 469 | .dc_loadline = 319, |
| 470 | }" |
| 471 | |
| 472 | end |