blob: af8c215ea9bf02738145e0cd8853b96e65a95ce5 [file] [log] [blame]
Alexandru Gagniuc2dbd08f2014-04-10 14:35:59 -05001/*
2 * SMI handler for Hudson southbridges
3 *
4 * Copyright (C) 2014 Alexandru Gagniuc <mr.nuke.me@gmail.com>
5 * Subject to the GNU GPL v2, or (at your option) any later version.
6 */
7
Alexandru Gagniuc288c9582014-04-14 16:35:34 -05008#include "hudson.h"
Alexandru Gagniuc2dbd08f2014-04-10 14:35:59 -05009#include "smi.h"
10
11#include <console/console.h>
12#include <cpu/x86/smm.h>
13#include <delay.h>
14
Alexandru Gagniuc288c9582014-04-14 16:35:34 -050015#define SMI_0x88_ACPI_COMMAND (1 << 11)
Alexandru Gagniuc2dbd08f2014-04-10 14:35:59 -050016
17enum smi_source {
18 SMI_SOURCE_SCI = (1 << 0),
19 SMI_SOURCE_GPE = (1 << 1),
20 SMI_SOURCE_0x84 = (1 << 2),
21 SMI_SOURCE_0x88 = (1 << 3),
22 SMI_SOURCE_IRQ_TRAP = (1 << 4),
23 SMI_SOURCE_0x90 = (1 << 5)
24};
25
Alexandru Gagniuc288c9582014-04-14 16:35:34 -050026static void hudson_apmc_smi_handler(void)
27{
28 u32 reg32;
29 const uint8_t cmd = inb(ACPI_SMI_CTL_PORT);
30
31 switch (cmd) {
32 case ACPI_SMI_CMD_ENABLE:
33 reg32 = inl(ACPI_PM1_CNT_BLK);
34 reg32 |= (1 << 0); /* SCI_EN */
35 outl(reg32, ACPI_PM1_CNT_BLK);
36 break;
37 case ACPI_SMI_CMD_DISABLE:
38 reg32 = inl(ACPI_PM1_CNT_BLK);
39 reg32 &= ~(1 << 0); /* clear SCI_EN */
40 outl(ACPI_PM1_CNT_BLK, reg32);
41 break;
42 }
43
Kyösti Mälkki48b3dbc2014-12-29 19:36:50 +020044 mainboard_smi_apmc(cmd);
Alexandru Gagniuc288c9582014-04-14 16:35:34 -050045}
46
Alexandru Gagniuc2dbd08f2014-04-10 14:35:59 -050047int southbridge_io_trap_handler(int smif)
48{
49 return 0;
50}
51
52static void process_smi_sci(void)
53{
54 const uint32_t status = smi_read32(0x10);
55
56 /* Clear events to prevent re-entering SMI if event isn't handled */
57 smi_write32(0x10, status);
58}
59
60static void process_gpe_smi(void)
61{
62 const uint32_t status = smi_read32(0x80);
Alexandru Gagniuc22d90e32014-04-14 14:38:19 -050063 const uint32_t gevent_mask = (1 << 24) - 1;
64
65 /* Only Bits [23:0] indicate GEVENT SMIs. */
66 if (status & gevent_mask) {
Martin Roth3c3a50c2014-12-16 20:50:26 -070067 /* A GEVENT SMI occurred */
Kyösti Mälkki48b3dbc2014-12-29 19:36:50 +020068 mainboard_smi_gpi(status & gevent_mask);
Alexandru Gagniuc22d90e32014-04-14 14:38:19 -050069 }
Alexandru Gagniuc2dbd08f2014-04-10 14:35:59 -050070
71 /* Clear events to prevent re-entering SMI if event isn't handled */
72 smi_write32(0x80, status);
73}
74
75static void process_smi_0x84(void)
76{
77 const uint32_t status = smi_read32(0x84);
78
79 /* Clear events to prevent re-entering SMI if event isn't handled */
80 smi_write32(0x84, status);
81}
82
83static void process_smi_0x88(void)
84{
85 const uint32_t status = smi_read32(0x88);
86
Alexandru Gagniuc288c9582014-04-14 16:35:34 -050087 if (status & SMI_0x88_ACPI_COMMAND) {
88 /* Command received via ACPI SMI command port */
89 hudson_apmc_smi_handler();
90 }
Alexandru Gagniuc2dbd08f2014-04-10 14:35:59 -050091 /* Clear events to prevent re-entering SMI if event isn't handled */
92 smi_write32(0x88, status);
93}
94
95static void process_smi_0x8c(void)
96{
97 const uint32_t status = smi_read32(0x8c);
98
99 /* Clear events to prevent re-entering SMI if event isn't handled */
100 smi_write32(0x8c, status);
101}
102
103static void process_smi_0x90(void)
104{
105 const uint32_t status = smi_read32(0x90);
106
107 /* Clear events to prevent re-entering SMI if event isn't handled */
108 smi_write32(0x90, status);
109}
110
111void southbridge_smi_handler(unsigned int node, smm_state_save_area_t *state_save)
112{
113 const uint16_t smi_src = smi_read16(0x94);
114
115 if (smi_src & SMI_SOURCE_SCI)
116 process_smi_sci();
117 if (smi_src & SMI_SOURCE_GPE)
118 process_gpe_smi();
119 if (smi_src & SMI_SOURCE_0x84)
120 process_smi_0x84();
121 if (smi_src & SMI_SOURCE_0x88)
122 process_smi_0x88();
123 if (smi_src & SMI_SOURCE_IRQ_TRAP)
124 process_smi_0x8c();
125 if (smi_src & SMI_SOURCE_0x90)
126 process_smi_0x90();
127}
128
129void southbridge_smi_set_eos(void)
130{
131 uint32_t reg = smi_read32(SMI_REG_SMITRIG0);
132 reg |= SMITRG0_EOS;
133 smi_write32(SMI_REG_SMITRIG0, reg);
134}