Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
43b7f416783ccc98952a4eb5f9274907442b03e5
/
.
/
src
/
soc
/
intel
/
common
/
block
/
dtt
/
Makefile.inc
blob: 08f48c9e103a1246e9aaef255cd7359afb678cb6 [
file
] [
log
] [
blame
]
Tim Wawrzynczak
c5316ec
2020-05-29 15:20:56 -0600
[
diff
] [
blame
]
1
ramstage
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_DTT
)
+=
dtt
.
c