Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 43b7f416783ccc98952a4eb5f9274907442b03e5 / . / src / mainboard / google / hatch / dsdt.asl
blob: 022a607a1df8d5988a145364e996a212d7c1d73c [file] [log] [blame]
Angel Ponsb6636b02020-04-05 13:21:41 +0200[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0-only */
Shelley Chene3110b82018-12-10 12:59:01 -0800[diff] [blame]2
Furquan Shaikh76cedd22020-05-02 10:24:23 -0700[diff] [blame]3#include <acpi/acpi.h>
Aamir Bohra0dfda742018-12-17 20:35:36 +0530[diff] [blame]4#include <variant/ec.h>
5#include <variant/gpio.h>
6
Shelley Chene3110b82018-12-10 12:59:01 -0800[diff] [blame]7DefinitionBlock(
8 "dsdt.aml",
9 "DSDT",
Elyes HAOUAS90d00de2020-10-05 16:38:53 +0200[diff] [blame]10 ACPI_DSDT_REV_2,
Shelley Chene3110b82018-12-10 12:59:01 -0800[diff] [blame]11 OEM_ID,
12 ACPI_TABLE_CREATOR,
13 0x20110725 /* OEM revision */
14)
15{
Kyösti Mälkkicf246d52021-01-21 08:17:00 +0200[diff] [blame]16 #include <acpi/dsdt_top.asl>
Subrata Banik6577ec42020-10-03 23:07:36 +0530[diff] [blame]17 #include <soc/intel/common/block/acpi/acpi/platform.asl>
Aamir Bohra0dfda742018-12-17 20:35:36 +0530[diff] [blame]18
19 /* global NVS and variables */
Subrata Banikfa2f7932019-10-30 15:47:06 +0530[diff] [blame]20 #include <soc/intel/common/block/acpi/acpi/globalnvs.asl>
Aamir Bohra0dfda742018-12-17 20:35:36 +0530[diff] [blame]21
22 /* CPU */
23 #include <cpu/intel/common/acpi/cpu.asl>
24
25 Scope (\_SB) {
26 Device (PCI0)
27 {
Subrata Banikd5be4e42020-01-03 14:50:49 +0530[diff] [blame]28 #include <soc/intel/common/block/acpi/acpi/northbridge.asl>
Aamir Bohra0dfda742018-12-17 20:35:36 +0530[diff] [blame]29 #include <soc/intel/cannonlake/acpi/southbridge.asl>
Matt DeVillierc5a3a4a2020-06-07 04:05:55 -0500[diff] [blame]30#if CONFIG(BOARD_GOOGLE_BASEBOARD_HATCH)
31 #include <drivers/intel/gma/acpi/default_brightness_levels.asl>
32#endif
Aamir Bohra0dfda742018-12-17 20:35:36 +0530[diff] [blame]33 }
34 }
35
Subrata Banik2715cdb2019-10-30 16:48:19 +0530[diff] [blame]36 #include <southbridge/intel/common/acpi/sleepstates.asl>
Aamir Bohra0dfda742018-12-17 20:35:36 +0530[diff] [blame]37
38 /* Chrome OS Embedded Controller */
39 Scope (\_SB.PCI0.LPCB)
40 {
41 /* ACPI code for EC SuperIO functions */
42 #include <ec/google/chromeec/acpi/superio.asl>
43 /* ACPI code for EC functions */
44 #include <ec/google/chromeec/acpi/ec.asl>
45 }
Sumeet Pawnikarfe1b40b2019-02-08 00:29:00 +0530[diff] [blame]46
Edward O'Callaghanb7a68d52020-08-28 20:14:50 +1000[diff] [blame]47#if CONFIG(BOARD_GOOGLE_BASEBOARD_HATCH)
Sumeet Pawnikarfe1b40b2019-02-08 00:29:00 +0530[diff] [blame]48 /* Dynamic Platform Thermal Framework */
49 Scope (\_SB)
50 {
51 /* Per board variant specific definitions. */
52 #include <variant/acpi/dptf.asl>
Sumeet Pawnikarfe1b40b2019-02-08 00:29:00 +0530[diff] [blame]53 /* Include common dptf ASL files */
54 #include <soc/intel/common/acpi/dptf/dptf.asl>
55 }
Edward O'Callaghanb7a68d52020-08-28 20:14:50 +1000[diff] [blame]56#endif
Shelley Chene3110b82018-12-10 12:59:01 -0800[diff] [blame]57}