blob: f03e11c312f08b55126b7161f3ea2a67179509a8 [file] [log] [blame]
Arthur Heymans92185e32019-05-28 13:06:34 +02001
Patrick Georgiac959032020-05-05 22:49:26 +02002/* SPDX-License-Identifier: GPL-2.0-only */
Arthur Heymans92185e32019-05-28 13:06:34 +02003
4#ifndef SOUTHBRIDGE_INTEL_SPI_H
5#define SOUTHBRIDGE_INTEL_SPI_H
6
7enum optype {
8 READ_NO_ADDR = 0,
9 WRITE_NO_ADDR = 1,
10 READ_WITH_ADDR = 2,
11 WRITE_WITH_ADDR = 3
12};
13
14struct intel_spi_op {
15 u8 op;
16 enum optype type;
17};
18
19struct intel_swseq_spi_config {
20 u8 opprefixes[2];
21 struct intel_spi_op ops[8];
22};
23
24void spi_finalize_ops(void);
25void intel_southbridge_override_spi(struct intel_swseq_spi_config *spi_config);
26
27#endif