blob: b1d28c018a7ad8c04b7d82718b4fa75d64ee45d0 [file] [log] [blame]
Martin Roth2b65ba02024-02-16 10:43:48 -07001## SPDX-License-Identifier: GPL-2.0-only
2
Jes B. Klinkec6b041a12022-04-19 14:00:33 -07003config MEMORY_MAPPED_TPM
Philipp Deppenwiesec07f8fb2018-02-27 19:40:52 +01004 bool
Duncan Laurie1ab1eac2014-10-30 15:11:48 -07005 default n
6 help
Jes B. Klinkec6b041a12022-04-19 14:00:33 -07007 Board has memory mapped TPM support
Kyösti Mälkki542cffa2020-05-29 19:42:07 +03008
Jes B. Klinkec6b041a12022-04-19 14:00:33 -07009if MEMORY_MAPPED_TPM
Duncan Lauriedd281ed2014-10-30 15:20:19 -070010
11config TPM_TIS_BASE_ADDRESS
Vladimir Serbinenko2305e682015-05-20 12:05:39 +020012 hex
Duncan Lauriedd281ed2014-10-30 15:20:19 -070013 default 0xfed40000
14 help
15 This can be used to adjust the TPM memory base address.
16 The default is specified by the TCG PC Client Specific TPM
17 Interface Specification 1.2 and should not be changed unless
18 the TPM being used does not conform to TPM TIS 1.2.
Vladimir Serbinenko0e90dae2015-05-18 10:29:06 +020019
Duncan Laurie8b11b2c2015-10-06 10:51:10 -070020config TPM_PIRQ
21 hex
Martin Roth3b878122016-09-30 14:43:01 -060022 default 0x0
Duncan Laurie8b11b2c2015-10-06 10:51:10 -070023 help
24 This can be used to specify a PIRQ to use instead of SERIRQ,
25 which is needed for SPI TPM interrupt support on x86.
26
Kyösti Mälkki542cffa2020-05-29 19:42:07 +030027endif