Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 29647d97c5e66484ab5c8b56ede57329ab5410c4 / . / src / mainboard / supermicro / h8dme / Kconfig
blob: 10e97a138438b824cff6da2353277ce1d2f0925a [file] [log] [blame]
Patrick Georgi88f55b22009-09-25 18:43:02 +0000[diff] [blame]1config BOARD_SUPERMICRO_H8DME
Uwe Hermann4e015eb2009-10-20 13:55:35 +0000[diff] [blame]2 bool "H8DME-2"
Patrick Georgi88f55b22009-09-25 18:43:02 +0000[diff] [blame]3 select ARCH_X86
Patrick Georgi88f55b22009-09-25 18:43:02 +0000[diff] [blame]4 select CPU_AMD_SOCKET_F
5 select NORTHBRIDGE_AMD_AMDK8
6 select NORTHBRIDGE_AMD_AMDK8_ROOT_COMPLEX
7 select SOUTHBRIDGE_NVIDIA_MCP55
8 select SUPERIO_WINBOND_W83627HF
9 select HAVE_PIRQ_TABLE
Myles Watsonb8e20272009-10-15 13:35:47 +0000[diff] [blame]10 select HAVE_MP_TABLE
Patrick Georgi88f55b22009-09-25 18:43:02 +0000[diff] [blame]11 select USE_PRINTK_IN_CAR
12 select USE_DCACHE_RAM
Uwe Hermann869bbc42009-10-07 16:29:12 +0000[diff] [blame]13 select HAVE_HARD_RESET
Myles Watson04000f42009-10-16 19:12:49 +0000[diff] [blame]14 select AP_CODE_IN_CAR
Myles Watson8f74c582009-10-20 16:10:04 +0000[diff] [blame]15 select LIFT_BSP_APIC_ID
Uwe Hermannd65509d2009-10-16 17:37:20 +0000[diff] [blame]16 select BOARD_ROMSIZE_KB_1024
Patrick Georgi88f55b22009-09-25 18:43:02 +0000[diff] [blame]17
18config MAINBOARD_DIR
19 string
20 default supermicro/h8dme
21 depends on BOARD_SUPERMICRO_H8DME
22
23config DCACHE_RAM_BASE
24 hex
25 default 0xc8000
26 depends on BOARD_SUPERMICRO_H8DME
27
28config DCACHE_RAM_SIZE
29 hex
30 default 0x08000
31 depends on BOARD_SUPERMICRO_H8DME
32
33config DCACHE_RAM_GLOBAL_VAR_SIZE
34 hex
35 default 0x01000
36 depends on BOARD_SUPERMICRO_H8DME
37
38config APIC_ID_OFFSET
39 hex
40 default 0x10
41 depends on BOARD_SUPERMICRO_H8DME
42
Myles Watsond73c1b52009-10-26 15:14:07 +0000[diff] [blame]43config MEM_TRAIN_SEQ
44 int
45 default 1
46 depends on BOARD_SUPERMICRO_H8DME
47
Patrick Georgi88f55b22009-09-25 18:43:02 +0000[diff] [blame]48config SB_HT_CHAIN_ON_BUS0
49 int
50 default 2
51 depends on BOARD_SUPERMICRO_H8DME
52
53config SB_HT_CHAIN_UNITID_OFFSET_ONLY
54 bool
55 default n
56 depends on BOARD_SUPERMICRO_H8DME
57
58config LB_CKS_RANGE_END
59 int
60 default 122
61 depends on BOARD_SUPERMICRO_H8DME
62
63config LB_CKS_LOC
64 int
65 default 123
66 depends on BOARD_SUPERMICRO_H8DME
67
68config MAINBOARD_PART_NUMBER
69 string
Uwe Hermann4e015eb2009-10-20 13:55:35 +0000[diff] [blame]70 default "H8DME-2"
Patrick Georgi88f55b22009-09-25 18:43:02 +0000[diff] [blame]71 depends on BOARD_SUPERMICRO_H8DME
72
73config HW_MEM_HOLE_SIZEK
74 hex
75 default 0x100000
76 depends on BOARD_SUPERMICRO_H8DME
77
Patrick Georgi88f55b22009-09-25 18:43:02 +0000[diff] [blame]78config MAX_CPUS
79 int
80 default 4
81 depends on BOARD_SUPERMICRO_H8DME
82
83config MAX_PHYSICAL_CPUS
84 int
85 default 2
86 depends on BOARD_SUPERMICRO_H8DME
87
88config HT_CHAIN_END_UNITID_BASE
89 hex
Patrick Georgi29647d92010-01-25 07:56:01 +0000[diff] [blame^]90 default 0x20
Patrick Georgi88f55b22009-09-25 18:43:02 +0000[diff] [blame]91 depends on BOARD_SUPERMICRO_H8DME
92
93config HT_CHAIN_UNITID_BASE
94 hex
95 default 0x0
96 depends on BOARD_SUPERMICRO_H8DME
97
98config USE_INIT
99 bool
100 default n
101 depends on BOARD_SUPERMICRO_H8DME
102
103config SB_HT_CHAIN_ON_BUS0
104 int
105 default 2
106 depends on BOARD_SUPERMICRO_H8DME
107
Patrick Georgi0e9a9252009-10-06 20:48:07 +0000[diff] [blame]108config IRQ_SLOT_COUNT
109 int
110 default 11
111 depends on BOARD_SUPERMICRO_H8DME
Patrick Georgi4638c922009-11-27 11:03:20 +0000[diff] [blame]112
113config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID
114 hex
115 default 0x15d9
116 depends on BOARD_SUPERMICRO_H8DME
117
118config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
119 hex
120 default 0x1511
121 depends on BOARD_SUPERMICRO_H8DME
122