Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 29647d97c5e66484ab5c8b56ede57329ab5410c4 / . / src / mainboard / hp / dl145_g3 / Kconfig
blob: e036d371cb282a503a020774663fbafccf98dbd1 [file] [log] [blame]
Patrick Georgi91ff0df2009-10-09 12:32:52 +0000[diff] [blame]1config BOARD_HP_DL145_G3
Uwe Hermann4e015eb2009-10-20 13:55:35 +0000[diff] [blame]2 bool "ProLiant DL145 G3"
Patrick Georgi91ff0df2009-10-09 12:32:52 +0000[diff] [blame]3 select ARCH_X86
Patrick Georgi91ff0df2009-10-09 12:32:52 +0000[diff] [blame]4 select CPU_AMD_SOCKET_F
5 select NORTHBRIDGE_AMD_AMDK8
6 select NORTHBRIDGE_AMD_AMDK8_ROOT_COMPLEX
7 select SOUTHBRIDGE_BROADCOM_BCM21000
8 select SOUTHBRIDGE_BROADCOM_BCM5785
9 select SUPERIO_NSC_PC87417
10 select HAVE_PIRQ_TABLE
Myles Watsonb8e20272009-10-15 13:35:47 +0000[diff] [blame]11 select HAVE_MP_TABLE
Patrick Georgi91ff0df2009-10-09 12:32:52 +0000[diff] [blame]12 select USE_PRINTK_IN_CAR
13 select USE_DCACHE_RAM
14 select HAVE_HARD_RESET
Myles Watson8f74c582009-10-20 16:10:04 +0000[diff] [blame]15 select LIFT_BSP_APIC_ID
Uwe Hermannd65509d2009-10-16 17:37:20 +0000[diff] [blame]16 select BOARD_ROMSIZE_KB_512
Patrick Georgi29647d92010-01-25 07:56:01 +0000[diff] [blame^]17 select SB_HT_CHAIN_UNITID_OFFSET_ONLY
Patrick Georgi91ff0df2009-10-09 12:32:52 +0000[diff] [blame]18
19config MAINBOARD_DIR
20 string
21 default hp/dl145_g3
22 depends on BOARD_HP_DL145_G3
23
24config DCACHE_RAM_BASE
25 hex
26 default 0xcc000
27 depends on BOARD_HP_DL145_G3
28
29config DCACHE_RAM_SIZE
30 hex
31 default 0x04000
32 depends on BOARD_HP_DL145_G3
33
34config DCACHE_RAM_GLOBAL_VAR_SIZE
35 hex
36 default 0x01000
37 depends on BOARD_HP_DL145_G3
38
39config APIC_ID_OFFSET
40 hex
41 default 0x10
42 depends on BOARD_HP_DL145_G3
43
44config SB_HT_CHAIN_ON_BUS0
45 int
46 default 2
47 depends on BOARD_HP_DL145_G3
48
49config SB_HT_CHAIN_UNITID_OFFSET_ONLY
50 bool
51 default n
52 depends on BOARD_HP_DL145_G3
53
54config LB_CKS_RANGE_END
55 int
56 default 122
57 depends on BOARD_HP_DL145_G3
58
59config LB_CKS_LOC
60 int
61 default 123
62 depends on BOARD_HP_DL145_G3
63
64config MAINBOARD_PART_NUMBER
65 string
Uwe Hermann4e015eb2009-10-20 13:55:35 +0000[diff] [blame]66 default "ProLiant DL145 G3"
Patrick Georgi91ff0df2009-10-09 12:32:52 +0000[diff] [blame]67 depends on BOARD_HP_DL145_G3
68
69config HW_MEM_HOLE_SIZEK
70 hex
71 default 0x100000
72 depends on BOARD_HP_DL145_G3
73
74config MAX_CPUS
75 int
76 default 4
77 depends on BOARD_HP_DL145_G3
78
79config MAX_PHYSICAL_CPUS
80 int
81 default 2
82 depends on BOARD_HP_DL145_G3
83
84config HT_CHAIN_END_UNITID_BASE
85 hex
Patrick Georgi29647d92010-01-25 07:56:01 +0000[diff] [blame^]86 default 0x1
Patrick Georgi91ff0df2009-10-09 12:32:52 +0000[diff] [blame]87 depends on BOARD_HP_DL145_G3
88
89config HT_CHAIN_UNITID_BASE
90 hex
Patrick Georgi29647d92010-01-25 07:56:01 +0000[diff] [blame^]91 default 0x6
Patrick Georgi91ff0df2009-10-09 12:32:52 +0000[diff] [blame]92 depends on BOARD_HP_DL145_G3
93
94config USE_INIT
95 bool
96 default n
97 depends on BOARD_HP_DL145_G3
98
99config SB_HT_CHAIN_ON_BUS0
100 int
101 default 2
102 depends on BOARD_HP_DL145_G3
103
104config IRQ_SLOT_COUNT
105 int
106 default 15
107 depends on BOARD_HP_DL145_G3