blob: 1cae5a08b25cf489e4ef171fba4285bfe807ea05 [file] [log] [blame]
Uwe Hermannd82baa12006-12-05 14:13:10 +00001/*
Stefan Reinauer7e61e452008-01-18 10:35:56 +00002 * This file is part of the coreboot project.
Uwe Hermannd82baa12006-12-05 14:13:10 +00003 *
4 * Copyright (C) 2005 Digital Design Corporation
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
Uwe Hermannd82baa12006-12-05 14:13:10 +000015 */
16
Uwe Hermann7fa08192010-11-08 20:55:24 +000017#ifndef SUPERIO_SMSC_LPC47N217_LPC47N217_H
18#define SUPERIO_SMSC_LPC47N217_LPC47N217_H
Uwe Hermannd82baa12006-12-05 14:13:10 +000019
Antonello Dettoribc839fb2016-03-03 16:25:35 +000020#include <arch/io.h>
21#include <stdint.h>
22
Uwe Hermann7fa08192010-11-08 20:55:24 +000023/*
24 * These are arbitrary, but must match declarations in the mainboard
25 * devicetree.cb file. Values chosen to match SMSC LPC47B37x.
26 */
Uwe Hermannd82baa12006-12-05 14:13:10 +000027#define LPC47N217_PP 3 /* Parallel Port */
28#define LPC47N217_SP1 4 /* Com1 */
29#define LPC47N217_SP2 5 /* Com2 */
30
31#define LPC47N217_MAX_CONFIG_REGISTER 0x39
Uwe Hermann7fa08192010-11-08 20:55:24 +000032
Antonello Dettoribc839fb2016-03-03 16:25:35 +000033void lpc47n217_enable_serial(pnp_devfn_t dev, u16 iobase);
34
Uwe Hermann7fa08192010-11-08 20:55:24 +000035#endif