blob: 305988b9c52bdb18350faea866118a566e263743 [file] [log] [blame]
Frank Vibrans69da1b62011-02-14 19:04:45 +00001/*
2 * This file is part of the coreboot project.
3 *
4 * Copyright (C) 2011 Advanced Micro Devices, Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; version 2 of the License.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
Paul Menzela46a7122013-02-23 18:37:27 +010017 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
Frank Vibrans69da1b62011-02-14 19:04:45 +000018 */
19
20
21#include <console/console.h>
22#include <device/pci.h>
23#include <string.h>
24#include <stdint.h>
25#include <arch/pirq_routing.h>
Kerry Sheh01f7ab92012-01-19 13:18:36 +080026#include <cpu/amd/amdfam14.h>
Frank Vibrans69da1b62011-02-14 19:04:45 +000027
28
29static void write_pirq_info(struct irq_info *pirq_info, u8 bus, u8 devfn,
Kerry Shehf03360f2012-01-19 13:25:55 +080030 u8 link0, u16 bitmap0, u8 link1, u16 bitmap1,
31 u8 link2, u16 bitmap2, u8 link3, u16 bitmap3,
32 u8 slot, u8 rfu)
Frank Vibrans69da1b62011-02-14 19:04:45 +000033{
34 pirq_info->bus = bus;
35 pirq_info->devfn = devfn;
36 pirq_info->irq[0].link = link0;
37 pirq_info->irq[0].bitmap = bitmap0;
38 pirq_info->irq[1].link = link1;
39 pirq_info->irq[1].bitmap = bitmap1;
40 pirq_info->irq[2].link = link2;
41 pirq_info->irq[2].bitmap = bitmap2;
42 pirq_info->irq[3].link = link3;
43 pirq_info->irq[3].bitmap = bitmap3;
44 pirq_info->slot = slot;
45 pirq_info->rfu = rfu;
46}
Frank Vibrans69da1b62011-02-14 19:04:45 +000047
48unsigned long write_pirq_routing_table(unsigned long addr)
49{
50
51 struct irq_routing_table *pirq;
52 struct irq_info *pirq_info;
53 u32 slot_num;
54 u8 *v;
55
56 u8 sum = 0;
57 int i;
58
Frank Vibrans69da1b62011-02-14 19:04:45 +000059 /* Align the table to be 16 byte aligned. */
60 addr += 15;
61 addr &= ~15;
62
Kyösti Mälkki9533d832014-06-26 05:30:54 +030063 /* This table must be between 0xf0000 & 0x100000 */
Frank Vibrans69da1b62011-02-14 19:04:45 +000064 printk(BIOS_INFO, "Writing IRQ routing tables to 0x%lx...", addr);
65
66 pirq = (void *)(addr);
67 v = (u8 *) (addr);
68
69 pirq->signature = PIRQ_SIGNATURE;
70 pirq->version = PIRQ_VERSION;
71
Kyösti Mälkki0c797f12014-07-21 19:35:16 +030072 pirq->rtr_bus = 0;
73 pirq->rtr_devfn = PCI_DEVFN(0x14, 4);
Frank Vibrans69da1b62011-02-14 19:04:45 +000074
75 pirq->exclusive_irqs = 0;
76
77 pirq->rtr_vendor = 0x1002;
78 pirq->rtr_device = 0x4384;
79
80 pirq->miniport_data = 0;
81
82 memset(pirq->rfu, 0, sizeof(pirq->rfu));
83
84 pirq_info = (void *)(&pirq->checksum + 1);
85 slot_num = 0;
86
87
88 /* pci bridge */
Kyösti Mälkki0c797f12014-07-21 19:35:16 +030089 write_pirq_info(pirq_info, 0, PCI_DEVFN(0x14, 4),
Frank Vibrans69da1b62011-02-14 19:04:45 +000090 0x1, 0xdef8, 0x2, 0xdef8, 0x3, 0xdef8, 0x4, 0xdef8, 0,
91 0);
92 pirq_info++;
93
94
95
96 slot_num++;
97
98
99
100 pirq->size = 32 + 16 * slot_num;
101
102 for (i = 0; i < pirq->size; i++)
103 sum += v[i];
104
105 sum = pirq->checksum - sum;
106
107 if (sum != pirq->checksum) {
108 pirq->checksum = sum;
109 }
110
111 printk(BIOS_INFO, "write_pirq_routing_table done.\n");
112
113 return (unsigned long)pirq_info;
114
115}