blob: 507bbbc746e9cc2de7b85ab444131f47b0cea31f [file] [log] [blame]
Uwe Hermannc73fca32008-12-05 14:15:17 +00001/*
2 * This file is part of the coreboot project.
3 *
4 * Copyright (C) 2008 Uwe Hermann <uwe@hermann-uwe.de>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
19 */
20
21#define ASSEMBLY 1
22
23#include <stdint.h>
24#include <device/pci_def.h>
25#include <arch/io.h>
26#include <device/pnp_def.h>
27#include <arch/romcc_io.h>
28#include <arch/hlt.h>
29#include <stdlib.h>
30#include "pc80/serial.c"
31#include "arch/i386/lib/console.c"
32#include "ram/ramtest.c"
33#include "superio/smsc/smscsuperio/smscsuperio_early_serial.c"
34#include "northbridge/intel/i82810/raminit.h"
35#include "cpu/x86/mtrr/earlymtrr.c"
36#include "cpu/x86/bist.h"
37#include "southbridge/intel/i82801xx/i82801xx_early_smbus.c"
38#include "pc80/udelay_io.c"
39#include "northbridge/intel/i82810/raminit.c"
40
41#define SERIAL_DEV PNP_DEV(0x2e, SMSCSUPERIO_SP1)
42
43static void main(unsigned long bist)
44{
45 if (bist == 0)
46 early_mtrr_init();
47
Stefan Reinauer08670622009-06-30 15:17:49 +000048 smscsuperio_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);
Uwe Hermannc73fca32008-12-05 14:15:17 +000049 uart_init();
50 console_init();
51
52 enable_smbus();
53
54 report_bist_failure(bist);
55
56 /* dump_spd_registers(); */
57 sdram_set_registers();
58 sdram_set_spd_registers();
59 sdram_enable();
60 /* ram_check(0, 640 * 1024); */
61}