blob: 5a6244900e5ef89ccbb6b1599ad18abf138a6555 [file] [log] [blame]
Uwe Hermann6d90afe2007-10-31 00:25:06 +00001/*
Stefan Reinauer7e61e452008-01-18 10:35:56 +00002 * This file is part of the coreboot project.
Uwe Hermann6d90afe2007-10-31 00:25:06 +00003 *
4 * Copyright (C) 2007 Uwe Hermann <uwe@hermann-uwe.de>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
19 */
20
21#define ASSEMBLY 1
22
23#include <stdint.h>
24#include <device/pci_def.h>
25#include <arch/io.h>
26#include <device/pnp_def.h>
27#include <arch/romcc_io.h>
28#include <arch/hlt.h>
Carl-Daniel Hailfinger2ee67792008-10-01 12:52:52 +000029#include <stdlib.h>
Uwe Hermann6d90afe2007-10-31 00:25:06 +000030#include "pc80/serial.c"
31#include "arch/i386/lib/console.c"
32#include "ram/ramtest.c"
33#include "southbridge/intel/i82371eb/i82371eb_early_smbus.c"
34#include "northbridge/intel/i440bx/raminit.h"
Uwe Hermann598ba432008-10-12 22:34:08 +000035#include "lib/debug.c"
Uwe Hermann6d90afe2007-10-31 00:25:06 +000036#include "pc80/udelay_io.c"
37#include "lib/delay.c"
38#include "cpu/x86/mtrr/earlymtrr.c"
39#include "cpu/x86/bist.h"
40#include "superio/smsc/smscsuperio/smscsuperio_early_serial.c"
41
42#define SERIAL_DEV PNP_DEV(0x3f0, SMSCSUPERIO_SP1)
43
44static inline int spd_read_byte(unsigned int device, unsigned int address)
45{
46 return smbus_read_byte(device, address);
47}
48
49#include "northbridge/intel/i440bx/raminit.c"
50#include "northbridge/intel/i440bx/debug.c"
Uwe Hermann6d90afe2007-10-31 00:25:06 +000051
52static void main(unsigned long bist)
53{
Uwe Hermann6d90afe2007-10-31 00:25:06 +000054 if (bist == 0)
55 early_mtrr_init();
56
Stefan Reinauer08670622009-06-30 15:17:49 +000057 smscsuperio_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);
Uwe Hermann6d90afe2007-10-31 00:25:06 +000058 uart_init();
59 console_init();
60 report_bist_failure(bist);
61 enable_smbus();
Uwe Hermann1683cef2008-11-27 00:47:07 +000062 /* dump_spd_registers(); */
63 sdram_set_registers();
64 sdram_set_spd_registers();
65 sdram_enable();
Uwe Hermann6d90afe2007-10-31 00:25:06 +000066 /* ram_check(0, 640 * 1024); */
67}