Blame - src/cpu/amd/agesa/family14/Kconfig - coreboot

blob: 8f3e766e6f84ce1cdd456ef85dafcdf7b2c85dc5 [file] [log] [blame]

Frank Vibrans	420faca	2011-02-14 18:42:12 +0000	[diff] [blame]	1	#
				2	# This file is part of the coreboot project.
				3	#
				4	# Copyright (C) 2011 Advanced Micro Devices, Inc.
				5	#
				6	# This program is free software; you can redistribute it and/or modify
				7	# it under the terms of the GNU General Public License as published by
				8	# the Free Software Foundation; version 2 of the License.
				9	#
				10	# This program is distributed in the hope that it will be useful,
				11	# but WITHOUT ANY WARRANTY; without even the implied warranty of
				12	# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
				13	# GNU General Public License for more details.
				14	#
				15	# You should have received a copy of the GNU General Public License
				16	# along with this program; if not, write to the Free Software
				17	# Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
				18	#
				19
efdesign98	05a89ab	2011-06-20 17:38:49 -0700	[diff] [blame^]	20	config CPU_AMD_AGESA_FAMILY14
Frank Vibrans	420faca	2011-02-14 18:42:12 +0000	[diff] [blame]	21	bool
				22	select PCI_IO_CFG_EXT
				23
				24	config CPU_ADDR_BITS
				25	int
				26	default 36
efdesign98	05a89ab	2011-06-20 17:38:49 -0700	[diff] [blame^]	27	depends on CPU_AMD_AGESA_FAMILY14
Frank Vibrans	420faca	2011-02-14 18:42:12 +0000	[diff] [blame]	28
				29	config CPU_SOCKET_TYPE
				30	hex
				31	default 0x10
efdesign98	05a89ab	2011-06-20 17:38:49 -0700	[diff] [blame^]	32	depends on CPU_AMD_AGESA_FAMILY14
Frank Vibrans	420faca	2011-02-14 18:42:12 +0000	[diff] [blame]	33
				34	# DDR2 and REG
				35	config DIMM_SUPPORT
				36	hex
				37	default 0x0104
efdesign98	05a89ab	2011-06-20 17:38:49 -0700	[diff] [blame^]	38	depends on CPU_AMD_AGESA_FAMILY14
Frank Vibrans	420faca	2011-02-14 18:42:12 +0000	[diff] [blame]	39
				40	config EXT_RT_TBL_SUPPORT
				41	bool
				42	default n
efdesign98	05a89ab	2011-06-20 17:38:49 -0700	[diff] [blame^]	43	depends on CPU_AMD_AGESA_FAMILY14
Frank Vibrans	420faca	2011-02-14 18:42:12 +0000	[diff] [blame]	44
				45	config EXT_CONF_SUPPORT
				46	bool
				47	default n
efdesign98	05a89ab	2011-06-20 17:38:49 -0700	[diff] [blame^]	48	depends on CPU_AMD_AGESA_FAMILY14
Frank Vibrans	420faca	2011-02-14 18:42:12 +0000	[diff] [blame]	49
				50	config CBB
				51	hex
				52	default 0x0
efdesign98	05a89ab	2011-06-20 17:38:49 -0700	[diff] [blame^]	53	depends on CPU_AMD_AGESA_FAMILY14
Frank Vibrans	420faca	2011-02-14 18:42:12 +0000	[diff] [blame]	54
				55	config CDB
				56	hex
				57	default 0x18
efdesign98	05a89ab	2011-06-20 17:38:49 -0700	[diff] [blame^]	58	depends on CPU_AMD_AGESA_FAMILY14
Frank Vibrans	420faca	2011-02-14 18:42:12 +0000	[diff] [blame]	59
				60	config XIP_ROM_BASE
				61	hex
				62	default 0xfff80000
efdesign98	05a89ab	2011-06-20 17:38:49 -0700	[diff] [blame^]	63	depends on CPU_AMD_AGESA_FAMILY14
Frank Vibrans	420faca	2011-02-14 18:42:12 +0000	[diff] [blame]	64
				65	config XIP_ROM_SIZE
				66	hex
				67	default 0x80000
efdesign98	05a89ab	2011-06-20 17:38:49 -0700	[diff] [blame^]	68	depends on CPU_AMD_AGESA_FAMILY14
				69
Frank Vibrans	420faca	2011-02-14 18:42:12 +0000	[diff] [blame]	70	config HAVE_INIT_TIMER
				71	bool
				72	default y
efdesign98	05a89ab	2011-06-20 17:38:49 -0700	[diff] [blame^]	73	depends on CPU_AMD_AGESA_FAMILY14
				74