| /* SPDX-License-Identifier: GPL-2.0-only */ |
| |
| #include <types.h> |
| |
| #include "gpio.h" |
| |
| /* Pad configuration in ramstage */ |
| static const struct pad_config gpio_table[] = { |
| /* ------- GPIO Group GPP_A ------- */ |
| PAD_CFG_NF(GPP_A14, NONE, DEEP, NF1), /* USB_2_3_OC_N */ |
| PAD_CFG_NF(GPP_A15, NONE, DEEP, NF1), /* USB_4_5_OC_N */ |
| PAD_CFG_NF(GPP_A16, NONE, DEEP, NF1), /* USB_6_7_OC_N */ |
| PAD_CFG_NF(GPP_A18, NONE, DEEP, NF1), /* DP1_HPD */ |
| PAD_CFG_NF(GPP_A19, NONE, DEEP, NF1), /* DP2_HPD */ |
| PAD_CFG_NF(GPP_A20, NONE, DEEP, NF1), /* DP3_HPD */ |
| PAD_NC(GPP_A23, NONE), /* ESPI_CS1 */ |
| |
| /* ------- GPIO Group GPP_B ------- */ |
| PAD_CFG_NF(GPP_B0, NONE, DEEP, NF1), /* AUX_VID0 */ |
| PAD_CFG_NF(GPP_B1, NONE, DEEP, NF1), /* AUX_VID1 */ |
| PAD_CFG_NF(GPP_B14, NONE, DEEP, NF1), /* SATA_SPKR_N */ |
| PAD_NC(GPP_B18, NONE), |
| PAD_NC(GPP_B23, NONE), /* SML1_ALERT */ |
| |
| /* ------- GPIO Group GPP_C ------- */ |
| PAD_NC(GPP_C5, NONE), /* SML0_ALERT */ |
| PAD_CFG_NF(GPP_C6, NONE, DEEP, NF1), /* SML1_CLK */ |
| PAD_CFG_NF(GPP_C7, NONE, DEEP, NF1), /* SML1_DATA */ |
| |
| /* ------- GPIO Group GPP_D ------- */ |
| PAD_NC(GPP_D9, NONE), |
| PAD_NC(GPP_D10, NONE), |
| PAD_NC(GPP_D11, NONE), |
| PAD_NC(GPP_D12, NONE), |
| |
| /* ------- GPIO Group GPP_E ------- */ |
| PAD_NC(GPP_E0, NONE), |
| PAD_CFG_GPI(GPP_E3, NONE, DEEP), /* TPM INT (todo: check) */ |
| PAD_CFG_GPI(GPP_E6, NONE, DEEP), |
| PAD_CFG_GPI_SMI_LOW(GPP_E7, NONE, DEEP, EDGE_SINGLE), /* EC SMI# */ |
| PAD_CFG_GPO(GPP_E8, 1, DEEP), /* PERST_CB_RESET_N */ |
| PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1), /* USB_0_1_OC_N */ |
| PAD_CFG_NF(GPP_E14, NONE, DEEP, NF1), /* DP0_HPD (VGA_RED) */ |
| PAD_NC(GPP_E15, NONE), |
| PAD_NC(GPP_E16, NONE), |
| PAD_CFG_NF(GPP_E18, NONE, DEEP, NF1), /* DP3_DDC_CTRLCLK */ |
| PAD_CFG_NF(GPP_E19, NONE, DEEP, NF1), /* DP3_DDC_CTRLDATA */ |
| PAD_CFG_NF(GPP_E20, NONE, DEEP, NF1), /* DP2_DDC_CTRLCLK */ |
| PAD_CFG_NF(GPP_E21, NONE, DEEP, NF1), /* DP2_DDC_CTRLDATA */ |
| PAD_CFG_NF(GPP_E22, NONE, DEEP, NF1), /* DP0_DDC_CTRLCLK */ |
| PAD_CFG_NF(GPP_E23, NONE, DEEP, NF1), /* DP0_DDC_CTRLDATA */ |
| |
| /* ------- GPIO Group GPP_F ------- */ |
| PAD_NC(GPP_F0, NONE), |
| PAD_NC(GPP_F1, NONE), |
| PAD_CFG_GPI(GPP_F2, NONE, DEEP), |
| PAD_NC(GPP_F3, NONE), |
| PAD_NC(GPP_F5, NONE), |
| PAD_CFG_GPO(GPP_F9, 1, DEEP), /* EC_SLP_S0_CS_N */ |
| PAD_CFG_GPI(GPP_F12, NONE, DEEP), |
| PAD_CFG_GPI(GPP_F13, NONE, DEEP), |
| PAD_NC(GPP_F20, NONE), |
| PAD_NC(GPP_F21, NONE), |
| PAD_CFG_GPO(GPP_F22, 1, DEEP), /* PERST_PHY0_N */ |
| |
| /* ------- GPIO Group GPP_H ------- */ |
| PAD_CFG_NF(GPP_H15, NONE, DEEP, NF1), /* DDPB_CTRLCLK */ |
| PAD_CFG_NF(GPP_H17, NONE, DEEP, NF1), /* DDPB_CTRLDATA */ |
| |
| /* ------- GPIO Group GPP_R ------- */ |
| PAD_CFG_NF(GPP_R5, NONE, DEEP, NF1), /* HDA_SDI1 */ |
| |
| /* ------- GPIO Group GPP_T ------- */ |
| PAD_NC(GPP_T2, NONE), |
| PAD_NC(GPP_T3, NONE), |
| |
| /* ------- GPIO Group GPD ------- */ |
| PAD_NC(GPD8, NONE), /* SUSCLK */ |
| PAD_CFG_GPO(GPD11, 1, PLTRST), /* LAN_DISABLE_N */ |
| }; |
| |
| void configure_gpio_pads(void) |
| { |
| gpio_configure_pads(gpio_table, ARRAY_SIZE(gpio_table)); |
| } |