Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
f00e446e746da54b7cf967deae73cf090f3835eb
/
.
/
src
/
soc
/
ucb
/
riscv
/
Makefile.inc
blob: 1072a2b32ec96feec4ee374bb8caca6f636b0330 [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_SOC_UCB_RISCV
),
y
)
romstage
-
y
+=
cbmem
.
c
ramstage
-
y
+=
cbmem
.
c
endif