Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
f00e446e746da54b7cf967deae73cf090f3835eb
/
.
/
src
/
soc
/
ucb
/
riscv
/
Kconfig
blob: ff50f6f8357d9795762b7160a7cf17c7c41973ce [
file
] [
log
] [
blame
]
config SOC_UCB_RISCV
select
ARCH_RISCV
select
ARCH_BOOTBLOCK_RISCV
select
ARCH_VERSTAGE_RISCV
select
ARCH_ROMSTAGE_RISCV
select
ARCH_RAMSTAGE_RISCV
select
BOOTBLOCK_CONSOLE
bool
default
n
if
SOC_UCB_RISCV
endif