Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
edf122a8cbe60d673205e83d627bdc383fb8687d
/
.
/
src
/
mainboard
/
lenovo
/
t520
/
variants
/
w520
/
overridetree.cb
blob: 84d4dd6d9eda01caf46670dc15f74e2dff4d7d78 [
file
] [
log
] [
blame
]
chip northbridge
/
intel
/
sandybridge
register
"spd_addresses"
=
"{0x50, 0x52, 0x51, 0x53}"
device domain
0
on
chip southbridge
/
intel
/
bd82x6x
# Intel Series 6 Cougar Point PCH
device
ref
pcie_rp7 on
end
# PCIe Port #7 USB 3.0
end
end
end