Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
e9665959edeba6ae2d5364c4f7339704b6b6fd42
/
.
/
src
/
soc
/
intel
/
alderlake
/
include
/
soc
tree: c38347c9a6479c64f9de4adb41a267043ff725a1 [
path history
]
[
tgz
]
bootblock.h
cpu.h
crashlog.h
espi.h
gpe.h
gpio.h
gpio_defs.h
gpio_soc_defs.h
iomap.h
irq.h
itss.h
me.h
meminit.h
msr.h
nvs.h
p2sb.h
pci_devs.h
pcie.h
pcr_ids.h
pm.h
pmc.h
ramstage.h
romstage.h
serialio.h
smbus.h
soc_chip.h
systemagent.h
tcss.h
usb.h
vr_config.h