Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
e9665959edeba6ae2d5364c4f7339704b6b6fd42
/
.
/
src
/
soc
/
amd
/
common
/
fsp
/
pci
/
Makefile.inc
blob: cc1377a42c45bcf018acd0b4de2115e77a9cc2a9 [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_SOC_AMD_COMMON_FSP_PCI
),
y
)
ramstage
-
y
+=
pci_routing_info
.
c
endif
# CONFIG_SOC_AMD_COMMON_FSP_PCI