Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
e9665959edeba6ae2d5364c4f7339704b6b6fd42
/
.
/
src
/
device
/
dram
/
Makefile.inc
blob: b91b128f85c40e73e77445b0fd45d365cdf27ef1 [
file
] [
log
] [
blame
]
romstage
-
y
+=
lpddr4
.
c ddr4
.
c ddr3
.
c ddr2
.
c ddr_common
.
c
ramstage
-
y
+=
lpddr4
.
c ddr4
.
c ddr3
.
c ddr2
.
c ddr_common
.
c spd
.
c