Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
e3d2d6fd70ed932c98ac19f6294cb610d27fa7bf
/
.
/
src
/
cpu
/
x86
/
lapic
/
Makefile.inc
blob: 3061024f39ce47a884b9f1be3470f8f3eaeb603b [
file
] [
log
] [
blame
]
ramstage
-
y
+=
lapic
.
c
ramstage
-
y
+=
lapic_cpu_init
.
c
ramstage
-
y
+=
secondary
.
S
romstage
-
$
(
CONFIG_UDELAY_LAPIC
)
+=
apic_timer
.
c
ramstage
-
$
(
CONFIG_UDELAY_LAPIC
)
+=
apic_timer
.
c
romstage
-
y
+=
boot_cpu
.
c
ramstage
-
y
+=
boot_cpu
.
c