Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
e1133b7d7d353480e135bf0f94e4d0f94a617360
/
.
/
src
/
northbridge
/
intel
/
e7505
/
Makefile.inc
blob: 89a5b8cb70c371cf21e913877abdead35778763a [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_NORTHBRIDGE_INTEL_E7505
),
y
)
ramstage
-
y
+=
northbridge
.
c
romstage
-
y
+=
raminit
.
c
romstage
-
y
+=
debug
.
c
endif