Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
dc2d3566ffa9bdf6edbb000c1d66c6bcd1939e9d
/
.
/
src
/
soc
/
amd
/
cezanne
/
Makefile.inc
blob: d1d8e970996071e94fa6ea053f959f5670c9633f [
file
] [
log
] [
blame
]
# SPDX-License-Identifier: BSD-3-Clause
ifeq
(
$
(
CONFIG_SOC_AMD_CEZANNE
),
y
)
bootblock
-
y
+=
bootblock
.
c
romstage
-
y
+=
romstage
.
c
ramstage
-
y
+=
chip
.
c
ramstage
-
y
+=
timer
.
c
CPPFLAGS_common
+=
-
I$
(
src
)/
soc
/
amd
/
cezanne
/
include
endif