| /* SPDX-License-Identifier: GPL-2.0-only */ |
| |
| #ifndef __NORTHBRIDGE_INTEL_HASWELL_HASWELL_H__ |
| #define __NORTHBRIDGE_INTEL_HASWELL_HASWELL_H__ |
| |
| /* Chipset types */ |
| #define HASWELL_MOBILE 0 |
| #define HASWELL_DESKTOP 1 |
| #define HASWELL_SERVER 2 |
| |
| #include "memmap.h" |
| |
| #include <southbridge/intel/lynxpoint/pch.h> |
| |
| /* Everything below this line is ignored in the DSDT */ |
| #ifndef __ACPI__ |
| |
| /* Device 0:0.0 PCI configuration space (Host Bridge) */ |
| #define HOST_BRIDGE PCI_DEV(0, 0, 0) |
| |
| #include "registers/host_bridge.h" |
| |
| /* Device 0:1.0 PCI configuration space (PCIe Graphics) */ |
| |
| #define PEG_DCAP2 0xc4 /* 32bit */ |
| |
| #define PEG_ESD 0x144 /* 32bit */ |
| #define PEG_LE1D 0x150 /* 32bit */ |
| #define PEG_LE1A 0x158 /* 64bit */ |
| |
| /* Device 0:2.0 PCI configuration space (Graphics Device) */ |
| |
| #define MSAC 0x62 /* Multi Size Aperture Control */ |
| |
| /* |
| * MCHBAR |
| */ |
| |
| #define MCHBAR8(x) (*((volatile u8 *)(DEFAULT_MCHBAR + (x)))) |
| #define MCHBAR16(x) (*((volatile u16 *)(DEFAULT_MCHBAR + (x)))) |
| #define MCHBAR32(x) (*((volatile u32 *)(DEFAULT_MCHBAR + (x)))) |
| #define MCHBAR8_AND(x, and) (MCHBAR8(x) = MCHBAR8(x) & (and)) |
| #define MCHBAR16_AND(x, and) (MCHBAR16(x) = MCHBAR16(x) & (and)) |
| #define MCHBAR32_AND(x, and) (MCHBAR32(x) = MCHBAR32(x) & (and)) |
| #define MCHBAR8_OR(x, or) (MCHBAR8(x) = MCHBAR8(x) | (or)) |
| #define MCHBAR16_OR(x, or) (MCHBAR16(x) = MCHBAR16(x) | (or)) |
| #define MCHBAR32_OR(x, or) (MCHBAR32(x) = MCHBAR32(x) | (or)) |
| #define MCHBAR8_AND_OR(x, and, or) (MCHBAR8(x) = (MCHBAR8(x) & (and)) | (or)) |
| #define MCHBAR16_AND_OR(x, and, or) (MCHBAR16(x) = (MCHBAR16(x) & (and)) | (or)) |
| #define MCHBAR32_AND_OR(x, and, or) (MCHBAR32(x) = (MCHBAR32(x) & (and)) | (or)) |
| |
| /* As there are many registers, define them on a separate file */ |
| #include "registers/mchbar.h" |
| |
| #define ARCHDIS 0xff0 /* DMA Remap Engine Policy Control */ |
| #define DMAR_LCKDN (1 << 31) |
| #define SPCAPCTRL (1 << 25) |
| #define L3HIT2PEND_DIS (1 << 20) |
| #define PRSCAPDIS (1 << 2) |
| #define GLBIOTLBINV (1 << 1) |
| #define GLBCTXTINV (1 << 0) |
| |
| /* |
| * EPBAR - Egress Port Root Complex Register Block |
| */ |
| |
| #define EPBAR8(x) *((volatile u8 *)(DEFAULT_EPBAR + (x))) |
| #define EPBAR16(x) *((volatile u16 *)(DEFAULT_EPBAR + (x))) |
| #define EPBAR32(x) *((volatile u32 *)(DEFAULT_EPBAR + (x))) |
| #define EPBAR64(x) *((volatile u64 *)(DEFAULT_EPBAR + (x))) |
| |
| #include "registers/epbar.h" |
| |
| /* |
| * DMIBAR |
| */ |
| |
| #define DMIBAR8(x) *((volatile u8 *)(DEFAULT_DMIBAR + (x))) |
| #define DMIBAR16(x) *((volatile u16 *)(DEFAULT_DMIBAR + (x))) |
| #define DMIBAR32(x) *((volatile u32 *)(DEFAULT_DMIBAR + (x))) |
| #define DMIBAR64(x) *((volatile u64 *)(DEFAULT_DMIBAR + (x))) |
| |
| #include "registers/dmibar.h" |
| |
| #ifndef __ASSEMBLER__ |
| |
| void intel_northbridge_haswell_finalize_smm(void); |
| |
| void mb_late_romstage_setup(void); /* optional */ |
| |
| void haswell_early_initialization(void); |
| void haswell_late_initialization(void); |
| void set_translation_table(int start, int end, u64 base, int inc); |
| void haswell_unhide_peg(void); |
| |
| void report_platform_info(void); |
| |
| int decode_pcie_bar(u32 *const base, u32 *const len); |
| |
| #include <device/device.h> |
| |
| struct acpi_rsdp; |
| unsigned long northbridge_write_acpi_tables(const struct device *device, unsigned long start, |
| struct acpi_rsdp *rsdp); |
| |
| #endif /* __ASSEMBLER__ */ |
| #endif /* __ACPI__ */ |
| #endif /* __NORTHBRIDGE_INTEL_HASWELL_HASWELL_H__ */ |