| /* |
| * This file is part of the coreboot project. |
| * |
| * Copyright (C) 2016 Intel Corp. |
| * (Written by Alexandru Gagniuc <alexandrux.gagniuc@intel.com> for Intel Corp.) |
| * |
| * This program is free software; you can redistribute it and/or modify |
| * it under the terms of the GNU General Public License as published by |
| * the Free Software Foundation; either version 2 of the License, or |
| * (at your option) any later version. |
| * |
| * This program is distributed in the hope that it will be useful, |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| */ |
| |
| /* |
| * NOTE: The layout of the GNVS structure below must match the layout in |
| * soc/intel/apollolake/include/soc/nvs.h !!! |
| * |
| */ |
| |
| External (NVSA) |
| |
| OperationRegion (GNVS, SystemMemory, NVSA, 0x1000) |
| Field (GNVS, ByteAcc, NoLock, Preserve) |
| { |
| /* Miscellaneous */ |
| Offset (0x00), |
| PCNT, 8, // 0x00 - Processor Count |
| PPCM, 8, // 0x01 - Max PPC State |
| LIDS, 8, // 0x02 - LID State |
| PWRS, 8, // 0x03 - AC Power State |
| DPTE, 8, // 0x04 - Enable DPTF |
| CBMC, 32, // 0x05 - 0x08 - Coreboot Memory Console |
| PM1I, 64, // 0x09 - 0x10 - System Wake Source - PM1 Index |
| GPEI, 64, // 0x11 - 0x18 - GPE Wake Source |
| NHLA, 64, // 0x19 - 0x20 - NHLT Address |
| NHLL, 32, // 0x21 - 0x24 - NHLT Length |
| PRT0, 32, // 0x25 - 0x28 - PERST_0 Address |
| |
| /* ChromeOS stuff (0x100 -> 0xfff, size 0xeff) */ |
| Offset (0x100), |
| #include <vendorcode/google/chromeos/acpi/gnvs.asl> |
| } |