blob: ec110d87a5e884fb23c91131dd255ddeb8c85613 [file] [log] [blame]
/*
* This file is part of the coreboot project.
*
* Copyright 2016 Google Inc.
* Copyright (C) 2017-2018 Siemens AG
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <console/console.h>
#include <delay.h>
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ids.h>
#include <gpio.h>
#include <hwilib.h>
#include <i210.h>
#include <intelblocks/cpulib.h>
#include <intelblocks/lpc_lib.h>
#include <intelblocks/pcr.h>
#include <intelblocks/systemagent.h>
#include <soc/pci_devs.h>
#include <soc/pcr_ids.h>
#include <string.h>
#include <bootstate.h>
#include <timer.h>
#include <timestamp.h>
#include <baseboard/variants.h>
#include "ptn3460.h"
#define MAX_PATH_DEPTH 12
#define MAX_NUM_MAPPINGS 10
#define BIOS_MAILBOX_WAIT_MAX_MS 1000
#define BIOS_MAILBOX_DATA 0x7080
#define BIOS_MAILBOX_INTERFACE 0x7084
#define RUN_BUSY_STS (1 << 31)
/** \brief This function can decide if a given MAC address is valid or not.
* Currently, addresses filled with 0xff or 0x00 are not valid.
* @param mac Buffer to the MAC address to check
* @return 0 if address is not valid, otherwise 1
*/
static uint8_t is_mac_adr_valid(uint8_t mac[6])
{
uint8_t buf[6];
memset(buf, 0, sizeof(buf));
if (!memcmp(buf, mac, sizeof(buf)))
return 0;
memset(buf, 0xff, sizeof(buf));
if (!memcmp(buf, mac, sizeof(buf)))
return 0;
return 1;
}
/** \brief This function will search for a MAC address which can be assigned
* to a MACPHY.
* @param dev pointer to PCI device
* @param mac buffer where to store the MAC address
* @return cb_err CB_ERR or CB_SUCCESS
*/
enum cb_err mainboard_get_mac_address(struct device *dev, uint8_t mac[6])
{
struct bus *parent = dev->bus;
uint8_t buf[16], mapping[16], i = 0, chain_len = 0;
memset(buf, 0, sizeof(buf));
memset(mapping, 0, sizeof(mapping));
/* The first entry in the tree is the device itself. */
buf[0] = dev->path.pci.devfn;
chain_len = 1;
for (i = 1; i < MAX_PATH_DEPTH && parent->dev->bus->subordinate; i++) {
buf[i] = parent->dev->path.pci.devfn;
chain_len++;
parent = parent->dev->bus;
}
if (i == MAX_PATH_DEPTH) {
/* The path is deeper than MAX_PATH_DEPTH devices, error. */
printk(BIOS_ERR, "Too many bridges for %s\n", dev_path(dev));
return CB_ERR;
}
/*
* Now construct the mapping based on the device chain starting from
* root bridge device to the device itself.
*/
mapping[0] = 1;
mapping[1] = chain_len;
for (i = 0; i < chain_len; i++)
mapping[i + 4] = buf[chain_len - i - 1];
/* Open main hwinfo block */
if (hwilib_find_blocks("hwinfo.hex") != CB_SUCCESS)
return CB_ERR;
/* Now try to find a valid MAC address in hwinfo for this mapping.*/
for (i = 0; i < MAX_NUM_MAPPINGS; i++) {
if ((hwilib_get_field(XMac1Mapping + i, buf, 16) == 16) &&
!(memcmp(buf, mapping, chain_len + 4))) {
/* There is a matching mapping available, get MAC address. */
if ((hwilib_get_field(XMac1 + i, mac, 6) == 6) &&
(is_mac_adr_valid(mac))) {
return CB_SUCCESS;
} else {
return CB_ERR;
}
} else
continue;
}
/* No MAC address found for */
return CB_ERR;
}
/** \brief This function fixes an accuracy issue with IDT PMIC.
* The current reported system power consumption is higher than the
* actual consumption. With a correction of slope and offset for Vcc
* and Vnn, the issue is solved.
*/
static void config_pmic_imon(void)
{
struct stopwatch sw;
uint32_t power_max;
printk(BIOS_DEBUG, "PMIC: Configure PMIC IMON - Start\n");
/* Calculate CPU TDP in mW */
power_max = cpu_get_power_max();
printk(BIOS_INFO, "PMIC: CPU TDP %d mW.\n", power_max);
/*
* Fix Vnn slope and offset value.
* slope = 0x4a4 # 2.32
* offset = 0xfa0d # -2.975
*/
stopwatch_init_msecs_expire(&sw, BIOS_MAILBOX_WAIT_MAX_MS);
/* Read P_CR_BIOS_MAILBOX_INTERFACE_0_0_0_MCHBAR and check RUN_BUSY. */
while ((MCHBAR32(BIOS_MAILBOX_INTERFACE) & RUN_BUSY_STS)) {
if (stopwatch_expired(&sw)) {
printk(BIOS_ERR, "PMIC: Power consumption measurement "
"setup fails for Vnn.\n");
return;
}
}
/* Set Vnn values into P_CR_BIOS_MAILBOX_DATA_0_0_0_MCHBAR. */
MCHBAR32(BIOS_MAILBOX_DATA) = 0xfa0d04a4;
/* Set command, address and busy bit. */
MCHBAR32(BIOS_MAILBOX_INTERFACE) = 0x8000011d;
printk(BIOS_DEBUG, "PMIC: Fix Vnn slope and offset value.\n");
/*
* Fix Vcc slope and offset value.
* Premium and High SKU:
* slope = 0x466 # 2.2
* offset = 0xe833 # -11.9
* Low and Intermediate SKU:
* slope = 0x3b3 # 1.85
* offset = 0xed33 # -9.4
*/
stopwatch_init_msecs_expire(&sw, BIOS_MAILBOX_WAIT_MAX_MS);
while ((MCHBAR32(BIOS_MAILBOX_INTERFACE) & RUN_BUSY_STS)) {
if (stopwatch_expired(&sw)) {
printk(BIOS_ERR, "PMIC: Power consumption measurement "
"setup fails for Vcc.\n");
return;
}
}
/*
* CPU TDP limit between Premium/High and Low/Intermediate SKU
* is 9010 mW.
*/
if (power_max > 9010) {
MCHBAR32(BIOS_MAILBOX_DATA) = 0xe8330466;
MCHBAR32(BIOS_MAILBOX_INTERFACE) = 0x8000001d;
printk(BIOS_INFO, "PMIC: Fix Vcc for Premium SKU.\n");
} else {
MCHBAR32(BIOS_MAILBOX_DATA) = 0xed3303b3;
MCHBAR32(BIOS_MAILBOX_INTERFACE) = 0x8000001d;
printk(BIOS_INFO, "PMIC: Fix Vcc for Low SKU.\n");
}
printk(BIOS_DEBUG, "PMIC: Configure PMIC IMON - End\n");
}
static void mainboard_init(void *chip_info)
{
const struct pad_config *pads;
size_t num;
pads = variant_gpio_table(&num);
gpio_configure_pads(pads, num);
config_pmic_imon();
}
static void mainboard_final(void *chip_info)
{
int status;
uint16_t cmd = 0;
device_t dev = NULL;
/*
* Set up the DP2LVDS converter.
* ptn3460_init() may only be executed after i2c bus init.
*/
status = ptn3460_init("hwinfo.hex");
if (status)
printk(BIOS_ERR, "LCD: Set up PTN with status 0x%x\n", status);
else
printk(BIOS_INFO, "LCD: Set up PTN was successful.\n");
/* Enable additional I/O decoding range on LPC for COM 3 */
lpc_open_pmio_window(0x3e8, 8);
/* Set Master Enable for on-board PCI device. */
dev = dev_find_device(PCI_VENDOR_ID_SIEMENS, 0x403f, 0);
if (dev) {
cmd = pci_read_config16(dev, PCI_COMMAND);
cmd |= PCI_COMMAND_MASTER;
pci_write_config16(dev, PCI_COMMAND, cmd);
}
/*
* PIR6 register mapping for PCIe root ports
* INTA#->PIRQB#, INTB#->PIRQC#, INTC#->PIRQD#, INTD#-> PIRQA#
*/
pcr_write16(PID_ITSS, 0x314c, 0x0321);
}
static void wait_for_legacy_dev(void *unused)
{
uint32_t legacy_delay, us_since_boot;
struct stopwatch sw;
/* Open main hwinfo block. */
if (hwilib_find_blocks("hwinfo.hex") != CB_SUCCESS)
return;
/* Get legacy delay parameter from hwinfo. */
if (hwilib_get_field(LegacyDelay, (uint8_t *) &legacy_delay,
sizeof(legacy_delay)) != sizeof(legacy_delay))
return;
us_since_boot = get_us_since_boot();
/* No need to wait if the time since boot is already long enough.*/
if (us_since_boot > legacy_delay)
return;
stopwatch_init_msecs_expire(&sw, (legacy_delay - us_since_boot) / 1000);
printk(BIOS_NOTICE, "Wait remaining %d of %d us for legacy devices...",
legacy_delay - us_since_boot, legacy_delay);
stopwatch_wait_until_expired(&sw);
printk(BIOS_NOTICE, "done!\n");
}
static void finalize_boot(void *unused)
{
/* Set coreboot ready LED. */
gpio_output(CNV_RGI_DT, 1);
}
BOOT_STATE_INIT_ENTRY(BS_DEV_ENUMERATE, BS_ON_ENTRY, wait_for_legacy_dev, NULL);
BOOT_STATE_INIT_ENTRY(BS_PAYLOAD_BOOT, BS_ON_ENTRY, finalize_boot, NULL);
struct chip_operations mainboard_ops = {
.init = mainboard_init,
.final = mainboard_final,
};