Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
c2418552407fee39965ecd6dbad52cb39c76b656
/
.
/
src
/
southbridge
/
amd
/
rs690
/
Makefile.inc
blob: c80ed9b6117d3f8e9244a797762824255268816a [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_SOUTHBRIDGE_AMD_RS690
),
y
)
ramstage
-
y
+=
rs690
.
c
ramstage
-
y
+=
cmn
.
c
ramstage
-
y
+=
pcie
.
c
ramstage
-
y
+=
ht
.
c
ramstage
-
y
+=
gfx
.
c
endif