Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
c16bd3cc9c882d0aea4e2d659c5a66fcc4d43d8c
/
.
/
src
/
mainboard
/
system76
/
tgl-h
/
variants
/
gaze16-3050
/
romstage.c
blob: f28c0c23d36c8f1fe0386d22023f7c189b5235ef [
file
] [
log
] [
blame
]
/* SPDX-License-Identifier: GPL-2.0-only */
#include
<variant/romstage.h>
void
variant_memory_init_params
(
FSPM_UPD
*
mupd
)
{
// Enable M.2 PCIE 4.0 and PEG2
mupd
->
FspmConfig
.
CpuPcieRpEnableMask
=
0x5
;
}