Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
bfb11bec3b3fec638adf864a9b9b2cff6671fed8
/
.
/
src
/
soc
/
intel
/
elkhartlake
/
pcie_rp.c
blob: 40606e9f503393ad8221047c8a9f7bd6d4a5db93 [
file
] [
log
] [
blame
]
/* SPDX-License-Identifier: GPL-2.0-only */
#include
<intelblocks/pcie_rp.h>
#include
<soc/pci_devs.h>
#include
<soc/pcie.h>
const
struct
pcie_rp_group pch_rp_groups
[]
=
{
{
.
slot
=
PCH_DEV_SLOT_PCIE
,
.
count
=
7
,
.
lcap_port_base
=
1
},
{
0
}
};