Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
bfb11bec3b3fec638adf864a9b9b2cff6671fed8
/
.
/
src
/
soc
/
intel
/
common
/
block
/
chip
/
Makefile.mk
blob: 3f6d7d861027df3f62af4f3a824658a3e96803a3 [
file
] [
log
] [
blame
]
## SPDX-License-Identifier: GPL-2.0-only
ifeq
(
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_CHIP_CONFIG
),
y
)
bootblock
-
y
+=
chip
.
c
romstage
-
y
+=
chip
.
c
verstage
-
y
+=
chip
.
c
ramstage
-
y
+=
chip
.
c
smm
-
y
+=
chip
.
c
postcar
-
y
+=
chip
.
c
endif