Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
bb9d106eab6212229fb1d6d4645f93bb883850ac
/
.
/
src
/
device
/
dram
/
Makefile.inc
blob: 31dfb91d7fac39873a9c834f713dbc5eb12a1a6c [
file
] [
log
] [
blame
]
romstage
-
y
+=
ddr5
.
c lpddr4
.
c ddr4
.
c ddr3
.
c ddr2
.
c ddr_common
.
c
ramstage
-
y
+=
ddr5
.
c lpddr4
.
c ddr4
.
c ddr3
.
c ddr2
.
c ddr_common
.
c spd
.
c