Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
b8dc63bdfe04fc15553f1ea6e42583cbdaad38ac
/
.
/
src
/
soc
/
intel
/
common
/
block
/
i2c
/
Makefile.inc
blob: 58feb5f7813814521603ba0a64cfa62efd3c238c [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_I2C
),
y
)
bootblock
-
y
+=
i2c_early
.
c
romstage
-
y
+=
i2c_early
.
c
verstage
-
y
+=
i2c_early
.
c
ramstage
-
y
+=
i2c
.
c
endif