Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
b5df65a9aaee50421913ace6d7a4b35e0ddff676
/
.
/
src
/
mainboard
/
intel
/
strago
/
romstage.c
blob: 331db041f30b11663ca11ffe39d386fcf11cb0fc [
file
] [
log
] [
blame
]
/* SPDX-License-Identifier: GPL-2.0-only */
#include
<soc/romstage.h>
#include
"onboard.h"
void
mainboard_memory_init_params
(
struct
romstage_params
*
params
,
MEMORY_INIT_UPD
*
memory_params
)
{
memory_params
->
PcdMemoryTypeEnable
=
MEM_LPDDR3
;
}