Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
b5df65a9aaee50421913ace6d7a4b35e0ddff676
/
.
/
src
/
mainboard
/
intel
/
cedarisland_crb
/
romstage.c
blob: 03e28a1678d60169c044026ffaa2362cb16a9b29 [
file
] [
log
] [
blame
]
/* SPDX-License-Identifier: GPL-2.0-only */
#include
<soc/romstage.h>
void
mainboard_memory_init_params
(
FSPM_UPD
*
mupd
)
{
FSP_M_CONFIG
*
m_cfg
=
&
mupd
->
FspmConfig
;
m_cfg
->
KtiLinkSpeedMode
=
0
;
}