Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
afb3d7e7ecccdc1fbde66fe08252bd97de4df35d
/
.
/
src
/
device
/
dram
/
Makefile.inc
blob: 69fcfa8844b19b663d9ab0a0ab7e21ccd75bdaa7 [
file
] [
log
] [
blame
]
romstage
-
y
+=
ddr4
.
c ddr3
.
c ddr2
.
c ddr_common
.
c
ramstage
-
y
+=
ddr4
.
c ddr3
.
c ddr2
.
c ddr_common
.
c spd
.
c