Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
ad6157ebdfddc39b95e388487e00cadd2bbf368b
/
.
/
src
/
soc
/
intel
/
common
/
block
/
rtc
/
Makefile.inc
blob: aeb0d9431ee5455eae9ec02cfea98dfb35d2706c [
file
] [
log
] [
blame
]
bootblock
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_RTC
)
+=
rtc
.
c
romstage
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_RTC
)
+=
rtc
.
c
ramstage
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_RTC
)
+=
rtc
.
c