Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
ad6157ebdfddc39b95e388487e00cadd2bbf368b
/
.
/
src
/
cpu
/
intel
/
model_6ex
/
Makefile.inc
blob: e1491e6fb4059a839a63078013280ba521416d80 [
file
] [
log
] [
blame
]
ramstage
-
y
+=
model_6ex_init
.
c
subdirs
-
y
+=
../../
x86
/
name
subdirs
-
y
+=
../
common
subdirs
-
y
+=
../
smm
/
gen1
ramstage
-
y
+=
../
model_1067x
/
mp_init
.
c
cpu_microcode_bins
+=
$
(
wildcard
3rdparty
/
intel
-
microcode
/
intel
-
ucode
/
06
-
0e
-*)