Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
a9a2e10eed693f1e0e60ea72c269125d3fadcb8a
/
.
/
src
/
southbridge
/
amd
/
sr5650
/
Makefile.inc
blob: 3c17be07c05cea541114ab2ba2ac779bab2bc406 [
file
] [
log
] [
blame
]
ramstage
-
y
+=
sr5650
.
c
ramstage
-
y
+=
pcie
.
c
ramstage
-
y
+=
ht
.
c
romstage
-
y
+=
early_setup
.
c