Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
a911b758482025d46e132eeb2ed0279b65692075
/
.
/
src
/
mainboard
/
sapphire
/
pureplatinumh61
/
early_init.c
blob: b4bc1119f24e2f26649812523d49ea77af4c4981 [
file
] [
log
] [
blame
]
/* SPDX-License-Identifier: GPL-2.0-or-later */
#include
<device/pci_ops.h>
#include
<device/pci_def.h>
#include
<southbridge/intel/bd82x6x/pch.h>
void
mainboard_pch_lpc_setup
(
void
)
{
pci_write_config32
(
PCI_DEV
(
0
,
0x1f
,
0
),
0xac
,
0x00010000
);
}