| /* |
| * This file is part of the coreboot project. |
| * |
| * Copyright (C) 2007-2009 coresystems GmbH |
| * Copyright (C) 2015 Damien Zammit <damien@zamaudio.com> |
| * |
| * This program is free software; you can redistribute it and/or |
| * modify it under the terms of the GNU General Public License as |
| * published by the Free Software Foundation; version 2 of the License. |
| * |
| * This program is distributed in the hope that it will be useful, |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| */ |
| |
| DefinitionBlock( |
| "dsdt.aml", |
| "DSDT", |
| 0x02, // DSDT revision: ACPI v2.0 |
| "COREv4", // OEM id |
| "COREBOOT", // OEM table id |
| 0x20090419 // OEM revision |
| ) |
| { |
| #include "acpi/platform.asl" |
| #include <southbridge/intel/i82801gx/acpi/globalnvs.asl> |
| |
| #include <cpu/intel/common/acpi/cpu.asl> |
| |
| Scope (\_SB) { |
| Device (PCI0) |
| { |
| #include <northbridge/intel/pineview/acpi/pineview.asl> |
| #include <southbridge/intel/i82801gx/acpi/ich7.asl> |
| } |
| } |
| |
| /* Chipset specific sleep states */ |
| #include <southbridge/intel/i82801gx/acpi/sleepstates.asl> |
| } |