Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
9b9915284f5070c6f664fa36495ae831e95ea819
/
.
/
src
/
cpu
/
intel
/
car
/
romstage.c
blob: c6df446c6a1300eb02ea2beb0a3fd9e7bdc451af [
file
] [
log
] [
blame
]
#include
<cpu/intel/romstage.h>
void
*
asmlinkage romstage_main
(
unsigned
long
bist
)
{
mainboard_romstage_entry
(
bist
);
return
(
void
*)
CONFIG_RAMTOP
;
}