Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
9802f1ee546478eec5dd94817ec9b0070e7ae23d
/
.
/
src
/
security
/
tpm
/
tss
/
vendor
/
cr50
/
Makefile.inc
blob: 8bacafd023603e66c16ac67dde594617b453acfc [
file
] [
log
] [
blame
]
ramstage
-
y
+=
cr50
.
c
romstage
-
y
+=
cr50
.
c
postcar
-
y
+=
cr50
.
c
verstage
-
$
(
CONFIG_VBOOT
)
+=
cr50
.
c