Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
9631016660423d0585a1
/
.
/
src
/
northbridge
/
intel
/
pineview
/
bootblock.c
blob: 1c04c28b98893d1ab85f4021db6b75f4fd7222a6 [
file
] [
log
] [
blame
]
#include
<arch/io.h>
#define
PCIEXBAR
0x60
static
void
bootblock_northbridge_init
(
void
)
{
pci_io_write_config32
(
PCI_DEV
(
0
,
0
,
0
),
PCIEXBAR
,
CONFIG_MMCONF_BASE_ADDRESS
|
4
|
1
);
}