Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
9631016660423d0585a1
/
.
/
src
/
device
/
dram
/
Makefile.inc
blob: 05f440b3b76391761b4ee7185d97aad0911aca92 [
file
] [
log
] [
blame
]
romstage
-
$
(
CONFIG_SPD_CACHE
)
+=
spd_cache
.
c ddr3
.
c