Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
9631016660423d0585a1
/
.
/
src
/
cpu
/
x86
/
tsc
/
Makefile.inc
blob: bbebda9172dda1e06b694122e3ad804861cf165d [
file
] [
log
] [
blame
]
ramstage
-
$
(
CONFIG_UDELAY_TSC
)
+=
delay_tsc
.
c
romstage
-
$
(
CONFIG_TSC_CONSTANT_RATE
)
+=
delay_tsc
.
c
verstage
-
$
(
CONFIG_TSC_CONSTANT_RATE
)
+=
delay_tsc
.
c
ifeq
(
$
(
CONFIG_HAVE_SMI_HANDLER
),
y
)
smm
-
$
(
CONFIG_TSC_CONSTANT_RATE
)
+=
delay_tsc
.
c
endif