Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
906df950dbf54fdb76ce50a6d2ab72cb4470885f
/
.
/
src
/
soc
/
intel
/
common
/
basecode
/
debug
/
Makefile.inc
blob: 750f88f488ab533b423efbe9ff0fa295e01ab105 [
file
] [
log
] [
blame
]
romstage
-
$
(
CONFIG_SOC_INTEL_COMMON_BASECODE_DEBUG_FEATURE
)
+=
debug_feature
.
c
ramstage
-
$
(
CONFIG_SOC_INTEL_COMMON_BASECODE_DEBUG_FEATURE
)
+=
debug_feature
.
c